UCC37322
9-A/9-A single-channel gate driver with split outputs, 25-ns prop delay, and enable
UCC37322
- Industry-Standard Pin-Out With Addition of Enable Function
- High-Peak Current Drive Capability of ±9 A at theMiller plateau region Using TrueDrive
- Efficient Constant Current Sourcing Using a Unique BiPolar and CMOS Output Stage
- TTL/CMOS Compatible Inputs Independent of Supply Voltage
- 20-ns Typical Rise and Fall Times With 10-nF Load
- Typical Propagation Delay Times of 25 ns With Input Falling and 35 ns With Input Rising
- 4-V to 15-V Supply Voltage
- Available in Thermally Enhanced MSOP PowerPAD™ Package With 4.7°C/W θjc
- Rated From –40°C to +105°C
- Pb-Free Finish (CU NIPDAU) on 8-pin SOIC and PDIP Packages
The UCC2732x/UCC3732x family of high-speed drivers deliver 9 A of peak drive current in an industry standard pinout. These drivers can drive the largest of MOSFETs for systems requiring extreme Miller current due to high dV/dt transitions. This eliminates additional external circuits and can replace multiple components to reduce space, design complexity, and assembly cost. Two standard logic options are offered, inverting (UCC37321) and noninverting (UCC37322).
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | UCC2732x/UCC3732x Single 9-A High-Speed Low-Side Mosfet Driver With Enable datasheet (Rev. I) | PDF | HTML | 28 Nov 2023 |
Application brief | External Gate Resistor Selection Guide (Rev. A) | 28 Feb 2020 | ||
Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 28 Feb 2020 | ||
More literature | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 29 Oct 2018 | ||
Selection guide | Power Management Guide 2018 (Rev. R) | 25 Jun 2018 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
UCC27322 TINA-TI Transient Reference Design
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
HVSSOP (DGN) | 8 | Ultra Librarian |
PDIP (P) | 8 | Ultra Librarian |
SOIC (D) | 8 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.