SN74LS590

Name: SN74LS590
Brand: TI
SKU: SN74LS590
Price: 6.051 USD

アクティブ

出力レジスタ搭載、3 ステート出力、8 ビット・バイナリ・カウンタ

ご注文はこちら

データシート

document-pdfAcrobat 8-Bit Binary Counters With Output Registers データシート (英語)

SN74LS590

アクティブ

データシート

ご注文はこちら

製品詳細

Function

Counter

Bits (#)

8

Technology family

LS

Supply voltage (min) (V)

4.75

Supply voltage (max) (V)

5.25

Input type

Bipolar

Output type

3-State

Features

High speed (tpd 10-50ns)

Operating temperature range (°C)

0 to 70

Rating

Catalog

Function

Counter

Bits (#)

8

Technology family

LS

Supply voltage (min) (V)

4.75

Supply voltage (max) (V)

5.25

Input type

Bipolar

Output type

3-State

Features

High speed (tpd 10-50ns)

Operating temperature range (°C)

0 to 70

Rating

Catalog

PDIP (N)

16

181.42 mm² 19.3 x 9.4

SOIC (D)

16

59.4 mm² 9.9 x 6

SOP (NS)

16

79.56 mm² 10.2 x 7.8

8-Bit Counter with Register
Parallel Register Outputs
Choice of 3-State ('LS590) or Open-Collector ('LS591) Register Outputs
Guaranteed Counter Frequency:DC to 20 MHz

8-Bit Counter with Register
Parallel Register Outputs
Choice of 3-State ('LS590) or Open-Collector ('LS591) Register Outputs
Guaranteed Counter Frequency:DC to 20 MHz

These devices each contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input CCLR\ and a count enable input CCKEN\. For cascading, a ripple carry output RCO\ is provided. Expansion is easily accomplished for two stages by connecting RCO\ of the first stage to CCKEN\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\ of each stage to CCK of the following stage.

Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

These devices each contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input CCLR\ and a count enable input CCKEN\. For cascading, a ripple carry output RCO\ is provided. Expansion is easily accomplished for two stages by connecting RCO\ of the first stage to CCKEN\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\ of each stage to CCK of the following stage.

Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

filter

その他のカウンタを検索

ダウンロード