Home Logic & voltage translation Buffers, drivers & transceiver Noninverting buffers & drivers
Home
Logic & voltage translation
Buffers, drivers & transceiver
Noninverting buffers & drivers

SN74AUP2G07

ACTIVE

2-ch, 0.8-V to 3.6-V low power buffers with open-drain outputs

Order now
Data sheet

SN74AUP2G07

ACTIVE
Data sheet Order now

Product details

Technology family AUP Supply voltage (min) (V) 0.8 Supply voltage (max) (V) 3.6 Number of channels 2 IOL (max) (mA) 4 Supply current (max) (µA) 0.9 IOH (max) (mA) 0 Input type Standard CMOS Output type Open-drain Features Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AUP Supply voltage (min) (V) 0.8 Supply voltage (max) (V) 3.6 Number of channels 2 IOL (max) (mA) 4 Supply current (max) (µA) 0.9 IOH (max) (mA) 0 Input type Standard CMOS Output type Open-drain Features Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YFP) 6 1.4000000000000001 mm² 1 x 1.4000000000000001 SOT-SC70 (DCK) 6 4.2 mm² 2 x 2.1 USON (DRY) 6 1.45 mm² 1.45 x 1 X2SON (DSF) 6 1 mm² 1 x 1
  • Low static-power consumption (ICC = 0.9 µA maximum)
  • Low dynamic-power consumption (Cpd = 1 pF typical at 3.3 V)
  • Low input capacitance (Ci = 1.5 pF typical)
  • Low noise – overshoot and undershoot <10% of VCC
  • Ioff supports live insertion, partial-power-down mode, and back-drive protection
  • Input hysteresis allows slow input transition and better switching noise immunity at the input (Vhys = 250 mV typical at 3.3 V)
  • Wide operating VCC range of 0.8 V to 3.6 V
  • Optimized for 3.3 V operation
  • 3.6-V I/O tolerant to support mixed-mode signal operation
  • tpd = 3.3 ns maximum at 3.3 V
  • Suitable for point-to-point applications
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD performance tested per JESD 22
    • 4500-V human-body model
    • 1500-V charged-device model
  • Low static-power consumption (ICC = 0.9 µA maximum)
  • Low dynamic-power consumption (Cpd = 1 pF typical at 3.3 V)
  • Low input capacitance (Ci = 1.5 pF typical)
  • Low noise – overshoot and undershoot <10% of VCC
  • Ioff supports live insertion, partial-power-down mode, and back-drive protection
  • Input hysteresis allows slow input transition and better switching noise immunity at the input (Vhys = 250 mV typical at 3.3 V)
  • Wide operating VCC range of 0.8 V to 3.6 V
  • Optimized for 3.3 V operation
  • 3.6-V I/O tolerant to support mixed-mode signal operation
  • tpd = 3.3 ns maximum at 3.3 V
  • Suitable for point-to-point applications
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD performance tested per JESD 22
    • 4500-V human-body model
    • 1500-V charged-device model

The SN74AUP2G07 device is a dual buffer gate with open drain output that operates from 0.8 V to 3.6 V.

The SN74AUP2G07 device is a dual buffer gate with open drain output that operates from 0.8 V to 3.6 V.
filter Find other Noninverting buffers & drivers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
SN74LVC2G07 ACTIVE 2-ch, 1.65-V to 5.5-V buffers with open-drain outputs Larger voltage range (1.65V to 5.5V), higher drive average drive strength (24mA)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet SN74AUP2G07 Low-Power Dual Buffer/Driver With Open-Drain Outputs datasheet (Rev. E) PDF | HTML 04 Oct 2021
Application brief Understanding Schmitt Triggers (Rev. A) PDF | HTML 22 May 2019
Selection guide Little Logic Guide 2018 (Rev. G) 06 Jul 2018
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note How to Select Little Logic (Rev. A) 26 Jul 2016
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74AUP2G07 Behavioral SPICE Model

SCEM677.ZIP (7 KB) - PSpice Model
Download
Simulation model

SN74AUP2G07 PSpice Model

SCEM577.ZIP (50 KB) - PSpice Model
Download
Package Pins CAD symbols, footprints & 3D models
DSBGA (YFP) 6 Ultra Librarian
SOT-SC70 (DCK) 6 Ultra Librarian
USON (DRY) 6 Ultra Librarian
X2SON (DSF) 6 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos