Software
Support software
TIDA-00467
Synchronizing Multiple JESD204B ADCs for Emitter Position Location Reference Design
TIDA-00467
Overview
A common technique to estimate the position of emitters uses the amplitude and phase shift data of a signal derived from an array of spatially distributed sensors. For such systems, it is important to guarantee a deterministic phase relationship between the sensors to minimize errors in the actual measured data. This application design will discuss how multiple Analog to Digital Converters (ADCs) with a JESD204B interface can be synchronized so that the
sampled data from the ADCs are phase aligned.
Features
- Synchronized 2 giga sample ADCs sampling at 3.072GHz
- System expandable to more than 2 ADCs
- Phase variation less than 1 ADC clock period
- Easy to use software interface for control and data acquisition
- Excellent spur and noise perfromance of ADC at 3.072GHz
- This design is tested and includes software, demo hardware and a design guide.
Industrial
A fully assembled board has been developed for testing and performance validation only, and is not available for sale.
Design files & products
Design files
Download ready-to-use system files to speed your design process.
TIDU851.PDF (603 K)
Reference design overview and verified performance test data
TIDRE83.PDF (1278 K)
Detailed schematic diagram for design layout and components
TIDRE84.PDF (250 K)
Detailed schematic diagram for design layout and components
TIDRE85.PDF (318 K)
Complete listing of design components, reference designators, and manufacturers/part numbers
TIDRE86.PDF (216 K)
Complete listing of design components, reference designators, and manufacturers/part numbers
TIDRE87.PDF (1261 K)
Detailed overview of design layout for component placement
TIDRE88.PDF (117 K)
Detailed overview of design layout for component placement
TIDRE90.ZIP (9933 K)
Files used for 3D models or 2D drawings of IC components
TIDCA48.ZIP (712 K)
Design file that contains information on physical board layer of design PCB
TIDCA49.ZIP (1436 K)
Design file that contains information on physical board layer of design PCB
TIDRE89.PDF (2955 K)
PCB layer plot file used for generating PCB design layout
Products
Includes TI products in the design and potential alternatives.
Start development
Technical documentation
No results found. Please clear your search and try again.
View all 1
| Type | Title | Date | ||
|---|---|---|---|---|
| Design guide | Synchronizing Multiple JESD204B ADCs for Emitter Position Location Design Guide | Mar. 24, 2015 |
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.