CIRCUIT060059

Slew rate limiter circuit

CIRCUIT060059

Overview

This circuit controls the slew rate of an analog gain stage. This circuit is intended for symmetrical slew rate applications. The desired slew rate must be slower than that of the op amp chosen to implement the slew rate limiter.
Features
  • Input: Vi = -10 V to 10 V
  • Output: Vo = -10 V to 10 V
  • Supply:
    • Vcc = 15 V
    • Vee = -15 V
    • Vref = 0 V
Download View video with transcript Video

Get started

  1. Read the circuit design
  2. Download the model

Technical documentation

No results found. Please clear your search and try again.
View all 2
Type Title Date
Circuit design Slew-rate limiter circuit (Rev. B) PDF | HTML Oct 14, 2024
User guide Single Op-Amp Slew-Rate Limiter Design Guide Dec 10, 2013

Related design resources

Design tools & simulation

CALCULATION TOOL
ANALOG-ENGINEER-CALC Analog engineer's calculator
SIMULATION TOOL
PSPICE-FOR-TI PSpiceĀ® for TI design and simulation tool TINA-TI SPICE-based analog simulation program

Reference designs

REFERENCE DESIGN
TIPD140 Single Op-Amp Slew Rate Limiter Reference Design

Support & training