The CDCLVP2104 is a high-performance, low additive phase noise clock buffer. It has two universal input buffers that support either single-ended or differential clock inputs. Each input feeds a bank of four LVPECL outputs. The device also features on-chip bias generators that can provide the LVPECL common-mode voltage to the device inputs. This evaluation module (EVM) is designed to demonstrate the electrical performance of the CDCLVP2104. This fully assembled and factory-tested evaluation board allows complete validation of the CDCLVP2104 device functionalities. For optimum performance, the board is equipped with 50-ohm SMA connectors and well-controlled, 50-ohm impedance microstrip transmission lines.
| Type | Title | Date | ||
|---|---|---|---|---|
| Certificate | CDCLVP2104EVM EU Declaration of Conformity (DoC) | 02 Jan 2019 | ||
| User guide | CDCLVP2104 User's Guide | 21 Oct 2009 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.