TLV2365

ACTIVE

50MHz single-supply rail-to-rail operational amplifier

Product details

Architecture FET / CMOS Input, Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.2 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 50 BW at Acl (MHz) 80 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 27 Vn at flatband (typ) (nV√Hz) 4.5 Vn at 1 kHz (typ) (nV√Hz) 4.5 Iq per channel (typ) (mA) 4.6 Vos (offset voltage at 25°C) (max) (mV) 1.9 Rail-to-rail In, Out Features Zero Crossover Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 115 Input bias current (max) (pA) 20 Offset drift (typ) (µV/°C) 0.4 Iout (typ) (mA) 85
Architecture FET / CMOS Input, Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.2 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 50 BW at Acl (MHz) 80 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 27 Vn at flatband (typ) (nV√Hz) 4.5 Vn at 1 kHz (typ) (nV√Hz) 4.5 Iq per channel (typ) (mA) 4.6 Vos (offset voltage at 25°C) (max) (mV) 1.9 Rail-to-rail In, Out Features Zero Crossover Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 115 Input bias current (max) (pA) 20 Offset drift (typ) (µV/°C) 0.4 Iout (typ) (mA) 85
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Gain bandwidth: 50MHz
  • Zero-crossover distortion topology:
    • CMRR: 115dB (typical)
    • Rail-to-rail input and output
      • Input 100mV beyond supply rail
  • Noise: 4.5nV/√Hz
  • Slew rate: 27V/µs
  • Fast settling: 0.2µs to 0.01%
  • Precision:
    • Offset drift: 2µV/°C (maximum)
    • Input bias current: 20pA (maximum)
  • Operating voltage: 2.2V to 5.5V
  • Gain bandwidth: 50MHz
  • Zero-crossover distortion topology:
    • CMRR: 115dB (typical)
    • Rail-to-rail input and output
      • Input 100mV beyond supply rail
  • Noise: 4.5nV/√Hz
  • Slew rate: 27V/µs
  • Fast settling: 0.2µs to 0.01%
  • Precision:
    • Offset drift: 2µV/°C (maximum)
    • Input bias current: 20pA (maximum)
  • Operating voltage: 2.2V to 5.5V

The TLV365 and TLV2365 devices (TLVx365) are a family of zero-crossover, rail-to-rail input and output, CMOS operational amplifiers, optimized for low voltage and cost-sensitive applications. Low-noise (4.5nV/√Hz) and high-speed operation (50MHz gain bandwidth) make these devices an excellent choice for driving sampling analog-to-digital converters (ADCs) in applications such as low-side current sensing, audio, signal conditioning, and sensor amplification.

Special features include an excellent common-mode rejection ratio (CMRR), no input stage crossover distortion, high input impedance, and rail-to-rail input and output swing. The input common-mode range includes both the negative and positive supplies. The output voltage swings to within 10mV of the rails.

The TLVx365 are specified for operation from −40°C to +125°C.

The TLV365 and TLV2365 devices (TLVx365) are a family of zero-crossover, rail-to-rail input and output, CMOS operational amplifiers, optimized for low voltage and cost-sensitive applications. Low-noise (4.5nV/√Hz) and high-speed operation (50MHz gain bandwidth) make these devices an excellent choice for driving sampling analog-to-digital converters (ADCs) in applications such as low-side current sensing, audio, signal conditioning, and sensor amplification.

Special features include an excellent common-mode rejection ratio (CMRR), no input stage crossover distortion, high input impedance, and rail-to-rail input and output swing. The input common-mode range includes both the negative and positive supplies. The output voltage swings to within 10mV of the rails.

The TLVx365 are specified for operation from −40°C to +125°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet TLVx365 50MHz, Zero-Crossover, High-CMRR, RRIO Operational Amplifiers datasheet (Rev. C) PDF | HTML 26 Aug 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DEM-OPA-SO-2A — Dual op amp evaluation module for SO-8 package

The DEM-OPA-SO-2A demonstration evaluation module helps designers evaluate the operation and performance of TI dual-channel, high-speed, wideband operational amplifiers. This unpopulated printed-circuit board (PCB) is compatible with products offered in the 8-lead SOIC (D) package.

For more (...)

User guide: PDF
Not available on TI.com
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Calculation tool

VOLT-DIVIDER-CALC — Voltage divider calculation tool

The voltage divider calculation tool (VOLT-DIVIDER-CALC) quickly determines a set of resistors for a voltage divider. This KnowledgeBase JavaScript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. VOLT-DIVIDER-CALC can also be used to (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos