

DLPC1438/DLPA2005 REFERENCE DESIGN


TABLE OF CONTENTS


PAGE	DESCRIPTION
1	--- TITLE PAGE
2	--- SYSTEM BLOCK DIAGRAM
3	--- DLPC OSCILLATOR, JTAG, SPI, FLASH, TSTPTS
4	--- DLPC PARALLEL PORT IN (FPGA BANKS 5, 6)
5	--- FPGA SPI, CLK, PWR, TSTMUX (FPGA BANKS 2, 3)
6	--- FPGA DDR2, CONFIG FLSH (FPGA BANKS 1, 7, 8)
7	--- DLPC GPIO & DMD INTERFACE
8	--- DLPA2005
9	--- DLPC POWER
10	--- ACTUATOR CNTL & PWM ACTUATOR DRIVER (FPGA BANK 4)
11	--- +/- 12V & ANALOG ACTUATOR DRIVER
12	--- DLPC/FPGA PWR REGULATORS
13	--- DISCLAIMER
14	--- REVISIONS

CONNECTORS / JUMPERS / HEADERS

J1	----	FPGA JTAG
J2	----	DLPC JTAG
J3	----	DLPC FLASH PROGRAMMING HEADER
J4	----	SPIO
J5	----	FPGA SPI Input
J6	----	FPGA SPI TESTPOINTS
J7	----	PDATA CONTROL TESTPOINTS
J8	----	DMD CONNECTION
J9	----	PDATA TESTPOINTS
J10	---	DLPC SPI1 TESTPOINTS
J11	---	FPGA FLASH PROGRAMMING HEADER
J12	---	FPGA FLASH PROGRAMMING TestPoints
J13	---	5V JUMPER
J14	---	ILLUMINATION POWER
J15	---	1.8V
J16	---	5V FAN POWER
J17	---	1.2V
J18	---	THERMISTOR
J19	---	DAC ACTUATOR CONNECTION
J20	---	3.3V
J21	---	DAC ACTUATOR SIGNALS
J22	---	H-BRIDGE ACTUATOR SIGNALS
J23	---	FPGA/FRONTEND TESTPOINTS
J24	---	H-BRIDGE ACTUATOR CONNECTION
J25	---	EXT VIN ON/OFF CONNECTION
J26	---	FPGA TSTMUX
J27	---	FPGA TSTMUX
J28	---	EXT PROJ_ON CONNECTION
J29	---	IICO EXT CONNECTION
J30	---	UNUSED DLPC GPIO
J31	---	DLPC TSTPT ACCESS
JPWR1	-	PWR IN 14V-20V
JPWR2	-	PWR IN 14V-20V


DWN	K. Lowderman	DATE	2021-06-28	TEXAS INSTRUMENTS - DLP® Products	
ENGR	K. Lowderman	2021-06-28	(C) COPYRIGHT 2021 Texas Instruments Inc. All Rights Reserved		
SYS	Eric Pruett	2021-06-28	TITLE	DLPC1438/DLPA2005 REFERENCE DESIGN	
APVD	----	----	DRAWING NO	TIDA-080010	REV A.1
QA	----	----	11 x 17	OrCAD Capture 16.5	SHEET 1 of 14






DLPC1438 Clock, Reset, SPI and Flash Memory



TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28	SIZE D	SHEET 3 OF 14	



Parallel Port In





TEXAS INSTRUMENTS (C) COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED	DWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28	SIZE D	SHEET 4 OF 14	






ADDR & COMMAND GROUP
Place terminations close to memory at end of net.

DATA
Place terminations close to FPGA at end of net.









The DSI Port is not supported by the DLPC1438. Inputs are left unconnected per datasheet recommendation.

NO CONNECT

U16F
DLPC1438




M1
Mounting Hole for DMD Connector Retention Plate



M2
Mounting Hole for DMD Connector Retention Plate

U16B
DLPC1438

DMD INTERFACE





VOFS= 10.0V
 VBIAS= 18V
 VRST= -14V

Connect the RLIM_K pin to the SENSE Resistor (R1) with it's own trace. Consult the PAD2005 data sheet for details.

DLPA3000/DLPA3005 INTERFACE

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	OWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28	SIZE D		




POWER - DLPC3436

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	<small>ISSUE DATE</small> 2021-06-28	<small>SIZE</small> D	<small>SHEET</small> 9 OF 14	


Install for H-Bridge Type Driver

THIS ACTUATOR DRIVER CIRCUIT DESIGN IS PROVIDED "AS AN EXAMPLE ONLY". THE ACTUAL DRIVER CIRCUIT REQUIRED FOR YOUR ACTUATOR DRIVER MUST BE SPECIFIED BY THE ACTUATOR MANUFACTURER.



Install for DAC
P3P3V
R90 10k

Install for H-Bridge
R189 10k
DNI





Install for H-Bridge
R147 0
R153 0
R203 0
R134 0

Install for DAC
R209 0
R211 0
R206 0
R207 0

Care must be taken to guarantee power is not enabled to the actuator prior to FPGA configuration completion. The EP4CE FPGA has internal pull ups on the I/O pins during FPGA configuration. Vcc to BANK 4 is 3.3V and the FPGA's pull up value will be between 7k and 41k Ohms. In this design DAC_EN is gated with INTZ through a 74AH1G08 AND gate (U11 on page 11). This part has a VIL max of 90mV. Assuming the worst case pull up value of 7k a 2.05k external pull down will result in a max of 748mV on DAC_EN during FPGA configuration. DC current load during operation when DAC_EN is high will be 1.61mA.








GND SHIELD PINS FOR INCLK2



ANALOG BIPOLAR ACTUATOR DRIVER

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28	SIZE D	SHEET 110F 14	

14V - 20V OPERATING VOLTAGE.



POWER INPUT & GENERATION

TEXAS INSTRUMENTS © COPYRIGHT 2021 TEXAS INSTRUMENTS ALL RIGHTS RESERVED	OWN K. Lowderman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28	SIZE D		

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. **HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN,** including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated

Revisions

Revisions:

A.0 - Initial release

A.1 - Added R217 (10k) to pull down AWG_ERROR. (page 4)

- Swapped signals going to U33 (page 10) pins 9 and 10 (BIN1 and BIN2). AWC1_PWM_N now connects to AIN2 and AWC1_PWM_P connects to AIN1. R208 is now connected to AWC1_PWM_P and R210 is connected to AWC1_PWM_N.
- Changed R169 (page 10) to 2.05k. This is to assure DAC_EN does not exceed 900mV (VIL of U11 page 11) during FPGA configuration at power up.

REVISION NOTES

TEXAS INSTRUMENTS ALL RIGHTS RESERVED	DWN K. Loeblerman	DATE 2021-06-28	DRAWING NO 2517670	REV A.1
	ISSUE DATE 2021-06-28			

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated