



# TIXU\_MX8M

Content	
Page No	Sheet Name
01	COVER PAGE
02	BLOCK DIAGRAM
03	PMIC LP8733 AND RTC
04	PMIC TPS65218D0
05	DC TO DC CONVERTERS
06	CPU POWER
07	CPU GND
08	LPDDR4
09	LPDDR4 POWER
10	CPU IO 1
11	CPU IO 2
12	CPU PHY
13	CPU MISC
14	eMMC/FLASH
15	WiFi + BT
16	BOOT SELECT
17	BOOT MODE Description
18	B2B CONNECTORS
19	CURRENT MONITORING
20	POWER MEASUREMENT
21	MISCELLANEOUS


REV	Revision Notes	Designer	Approver	Date
A1	First release	VVDN	TI	12-09-2019
A2	Replaced the option to enable the internal RTC of processor by TPS65218_GPIO3, with PGOOD_BU.	VVDN	TI	16-09-2019
B1	Second release	VVDN	TI	14-11-2019
B2	1) Value of R831 changed to 0E 2) Value of R68 changed to 2.2K	VVDN	TI	23-12-2019

TIXU MX8M		TIDA-050038	
	A3	Title : COVER_PAGE	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 1 of 21

# BLOCK DIAGRAM




# POWER ARCHITECTURE




TXU MX8M

	A3	<b>Title : BLOCK DIAGRAM</b>	
	<b>Fab No : 501-1-01019</b>		Rev: B2
	<b>Asy No : 701-1-01225</b>		Sheet 2 of 21



# PMIC LP8733 AND RTC




TXU MX8M		A3	Title : PMIC LP8733 AND RTC
		Fab No : 501-1-01019 Rev: B2	
		Asy No : 701-1-01225 Sheet 3 of 21	

# PMIC TPS65218


Output Capacitor for all the power rails -  
Place near the output inductor/ Pins



Input Capacitor for power rails -  
Place near U53 pins 1, 43, 37, 12




Place C546 near Pin 5





Power failure is notified to system  
if PMIC\_PWR go below 3.52V

## PMIC PB




## PMIC AC-DET



Change the part R762 to 0E in BoM.  
For using output of DCDC5 as VDD\_SNVS\_0V8 ;  
1) Mount the resistors R761, R38 & R819  
2) Change R762 as 249K  
3) NM R820


FB of DCDC1, 2 & 3 is taken from load side

## Backup PWR Supply



PMIC\_WAKE\_B R751 100K

For using PGOOD\_BU, Mount R774  
and remove R752 & R102



GPIO1/3, PGOOD, INT#, WAKEUP#, PFO# Configured  
as Open Drain


I2C Address : 0x24

TXU MX8M


	A3	Title : PMIC TPS65218D0	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 4 of 21

# DC TO DC CONVERTERS

## VDD\_LDO\_2V5




## VDD\_SNVVS\_0V8



TDXU MX8M

	A3	<b>Title :</b> DC TO DC CONVERTERS
	<b>Fab No :</b> 501-1-01019	
	<b>Rev:</b> B2	
<b>Asy No :</b> 701-1-01225		Sheet 5 of 21


# CPU POWER



TIXU MX8M

	A3	Title : CPU POWER	
	Fab No : 501-1-01019		Rev: 82
	Asy No : 701-1-01225		Sheet 6 of 21

# CPU GROUND




TXU MX8M

	A3	Title : CPU GND	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 7 of 21





# LPDDR4 POWER



Data Bus		Command/Address	
Pin Name	LPDDR4	Pin Name	LPDDR4
DRAM_DQ00_P	DQ00_LA	DRAM_RESET_N	RESET_N
DRAM_DQ00_N	DQ00_CA	DRAM_MTESTI	MTESTI
DRAM_DM0	DM0_LA	DRAM_ALERT_N	ALERT_N / MTESTI
DRAM_DQ00	DQ00_A	DRAM_CK00	CK00
DRAM_DQ01	DQ01_A	DRAM_CK01	CK01
DRAM_DQ02	DQ02_A	DRAM_CK02	CK02
DRAM_DQ03	DQ03_A	DRAM_CK03	CK03
DRAM_DQ04	DQ04_A	DRAM_CK04	CK04
DRAM_DQ05	DQ05_A	DRAM_CK05	CK05
DRAM_DQ06	DQ06_A	DRAM_CK06	CK06
DRAM_DQ07	DQ07_A	DRAM_CK07	CK07
DRAM_DQ08_P	DQ08_LA	DRAM_CK08	CK08
DRAM_DQ08_N	DQ08_CA	DRAM_CK09	CK09
DRAM_DM1	DM1_LA	DRAM_CK10	CK10
DRAM_DQ08	DQ08_A	DRAM_CK11	CK11
DRAM_DQ09	DQ09_A	DRAM_CK12	CK12
DRAM_DQ10	DQ10_A	DRAM_CK13	CK13
DRAM_DQ11	DQ11_A	DRAM_CK14	CK14
DRAM_DQ12	DQ12_A	DRAM_CK15	CK15
DRAM_DQ13	DQ13_A	DRAM_CK16	CK16
DRAM_DQ14	DQ14_A	DRAM_CK17	CK17
DRAM_DQ15	DQ15_A	DRAM_CK18	CK18
DRAM_DQ16_P	DQ16_LB	DRAM_CK19	CK19
DRAM_DQ16_N	DQ16_CB	DRAM_CK20	CK20
DRAM_DM2	DM2_LB	DRAM_CK21	CK21
DRAM_DQ16	DQ16_B	DRAM_CK22	CK22
DRAM_DQ17	DQ17_B	DRAM_CK23	CK23
DRAM_DQ18	DQ18_B	DRAM_CK24	CK24
DRAM_DQ19	DQ19_B	DRAM_CK25	CK25
DRAM_DQ20	DQ20_B	DRAM_CK26	CK26
DRAM_DQ21	DQ21_B	DRAM_CK27	CK27
DRAM_DQ22	DQ22_B	DRAM_CK28	CK28
DRAM_DQ23	DQ23_B	DRAM_CK29	CK29
DRAM_DQ24_P	DQ24_LB	DRAM_CK30	CK30
DRAM_DQ24_N	DQ24_CB	DRAM_CK31	CK31
DRAM_DM3	DM3_LB	DRAM_CK32	CK32
DRAM_DQ24	DQ24_B	DRAM_CK33	CK33
DRAM_DQ25	DQ25_B	DRAM_CK34	CK34
DRAM_DQ26	DQ26_B	DRAM_CK35	CK35
DRAM_DQ27	DQ27_B	DRAM_CK36	CK36
DRAM_DQ28	DQ28_B	DRAM_CK37	CK37
DRAM_DQ29	DQ29_B	DRAM_CK38	CK38
DRAM_DQ30	DQ30_B	DRAM_CK39	CK39
DRAM_DQ31	DQ31_B	DRAM_VREF	VREF


TXU MX8M

A3	Title: LPDDR4 POWER	Rev: B2
Fab No : 501-1-01019		Sheet 9 of 21
Asy No : 701-1-01225		

# CPU IO 1

## Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.  
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.  
See Errata e50080 for detailed information.







Configure internal pull up at CPU side, open drain output  
Configure internal pull up at CPU side

	<b>TXU MX8M</b>	
	A3	Title : CPU IO 1
	Fab No : 501-1-01019 Rev: B2 Asy No : 701-1-01225 Sheet 10 of 21	



# i.MX8M Mini PHYs




TXU MX8M


	A3	Title : CPU PHY	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 12 of 21

# i.MX8M Mini MISC

## JTAG Debug





## RTC OSCILLATOR




TXU MX8M

	A3	Title : CPU MISC	Rev: B2
	Fab No : 501-1-01019		Sheet 13 of 21
	Asy No : 701-1-01225		

# eMMC




# NOR FLASH



TXU MX8M

	A3	Title : eMMC/FLASH	Rev: B2
	Fab No : 501-1-01019		Sheet 14 of 21
	Asy No : 701-1-01225		

# WiFi Module




	A3	Title : WIFI+BT	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 15 of 21

# BOOT MODE SELECT

**Caution:**

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.  
 All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.  
 See Errata e50080 for detailed information.



**Note:**

1. Bootcfg/SAI1 signals have internal PD before and after POR\_B reset is deasserted!
2. Standalone SOM board can support eMMC/SDHC3 boot, by populating R71, R72, R75, R76, R79, R95, R97!
3. When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

**BT\_CFG Pins:**

- SAI1\_RXD0 BOOT\_CFG0
- SAI1\_RXD1 BOOT\_CFG1
- SAI1\_RXD2 BOOT\_CFG2
- SAI1\_RXD3 BOOT\_CFG3
- SAI1\_RXD4 BOOT\_CFG4
- SAI1\_RXD5 BOOT\_CFG5
- SAI1\_RXD6 BOOT\_CFG6
- SAI1\_RXD7 BOOT\_CFG7
  
- SAI1\_RXD8 BOOT\_CFG8
- SAI1\_RXD9 BOOT\_CFG9
- SAI1\_RXD10 BOOT\_CFG10
- SAI1\_RXD11 BOOT\_CFG11
- SAI1\_RXD12 BOOT\_CFG12
- SAI1\_RXD13 BOOT\_CFG13
- SAI1\_RXD14 BOOT\_CFG14
- SAI1\_RXD15 BOOT\_CFG15

## Boot Mode

BOOT_MODE1	BOOT_MODE0
<b>BOOT TYPE:</b>	
00 Boot From Fuses	
01 Serial Downloader	
10 Internal Boot (Development)	
11 Reserved	

TXU MX8M

	A3	Title: BOOT SELECT	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 16 of 21




# BOOT MODE Description

	Address	7	6	5	4	3	2	1	0
	0x470[15:8]	<b>BOOT_CFG[15]</b>	<b>BOOT_CFG[14]</b>	<b>BOOT_CFG[13]</b>	<b>BOOT_CFG[12]</b>	<b>BOOT_CFG[11]</b>	<b>BOOT_CFG[10]</b>	<b>BOOT_CFG[9]</b>	<b>BOOT_CFG[8]</b>
	0x470[15:8]	Infiniit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD			Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]		010 - MMC/eMMC						
	0x470[15:8]		011 - NAND			Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5	
	0x470[15:8]		100 - QSPI			Flash Auto Probe	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR		
	0x470[15:8]		110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	
	0x470[15:8]		Others - Reserved for future use						
		<b>BOOT_CFG[7]</b>	<b>BOOT_CFG[6]</b>	<b>BOOT_CFG[5]</b>	<b>BOOT_CFG[4]</b>	<b>BOOT_CFG[3]</b>	<b>BOOT_CFG[2]</b>	<b>BOOT_CFG[1]</b>	<b>BOOT_CFG[0]</b>
<b>SD/eSD</b>	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved	
<b>MMC/eMMC</b>	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved	USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V	
<b>NAND</b>	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.			Reserved	
<b>FlexSPI</b>	0x470[7:0]	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		FLASH Auto Probe Type		FlexSPI FLASH Dummy Cycle			
<b>SPINOR</b>	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved


	<b>A3</b>	<b>Title : BOOT MODE DESCRIPTION</b>	
	<b>Fab No : 501-1-01019</b>		<b>Rev: B2</b>
	<b>Asy No : 701-1-01225</b>		Sheet 17 of 21

# B2B Connector for CPU Board




	A3	<b>Title : B2B CONNECTORS</b>	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 18 of 21

# CURRENT AND VOLTAGE MONITORING




	A3	Title : CURRENT MONITORING	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 19 of 21

# USB2ANY



# I2C LEVEL TRANSLATOR




TXU MX8M


	A3	Title : USB2ANY	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 20 of 21

# MISCELLANEOUS


## MOUNTING HOLES



## GND TEST POINT



TDXU MX8M

	A3	Title : MISCELLANEOUS	
	Fab No : 501-1-01019		Rev: B2
	Asy No : 701-1-01225		Sheet 21 of 21

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated