

# DS90UB924-Q1 5-MHz to 96-MHz 24-bit Color FPD-Link III to OpenLDI Deserializer With Bidirectional Control Channel

## 1 Features

- Qualified for Automotive Applications AEC-Q100
  - Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level ±8 kV
  - Device CDM ESD Classification Level C6
- 5-MHz to 96-MHz Pixel Clock Support
- Bidirectional Control Channel Interface with I<sup>2</sup>C-Compatible Serial Control Bus
- Low EMI OpenLDI Video Output
- Supports High Definition (720p) Digital Video
- RGB888 + VS, HS, DE and I2S Audio Supported
- Up to 4 I2S Digital Audio Outputs for Surround Sound Applications
- 4 Bidirectional GPIO Channels With 2 Dedicated Pins
- Single 3.3-V Supply With 1.8-V or 3.3-V Compatible LVCMOS I/O Interface
- DC-Balanced and Scrambled Data with Embedded Clock
- Adaptive Cable Equalization
- Internal Pattern Generation
- Backward Compatible Modes

## 2 Applications

- Automotive Touch Screen Display
- Automotive Display for Navigation
- Automotive Instrument Cluster

## 3 Description


The DS90UB924-Q1 deserializer, in conjunction with a DS90UB921-Q1, DS90UB925Q-Q1, DS90UB927Q-Q1, DS90UB929-Q1, DS90UB949-Q1, or DS90UB947-Q1 serializer, provides a solution for distribution of digital video and audio within automotive infotainment systems. The device converts a high-speed serialized interface with an embedded clock, delivered over a single signal pair (FPD-Link III), to four LVDS data/control streams, one LVDS clock pair (OpenLDI), and I2S audio data. The serial bus scheme, FPD-Link III, supports high-speed forward channel data transmission and low-speed full duplex back channel communication over a single differential link. Consolidation of audio, video data and control over a single differential pair reduces the interconnect size and weight, while also eliminating skew issues and simplifying system design.

Adaptive input equalization of the serial input stream provides compensation for transmission medium losses and deterministic jitter. EMI is minimized by the use of low voltage differential signaling.

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS90UB924-Q1	WQFN (48)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.


## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes .....	<b>27</b>
<b>2 Applications</b> .....	<b>1</b>	7.5 Programming .....	<b>33</b>
<b>3 Description</b> .....	<b>1</b>	7.6 Register Maps .....	<b>35</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>8 Application and Implementation</b> .....	<b>50</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information .....	<b>50</b>
<b>6 Specifications</b> .....	<b>6</b>	8.2 Typical Application .....	<b>50</b>
6.1 Absolute Maximum Ratings .....	<b>6</b>	<b>9 Power Supply Recommendations</b> .....	<b>53</b>
6.2 ESD Ratings .....	<b>6</b>	9.1 Power Up Requirements and PDB Pin .....	<b>53</b>
6.3 Recommended Operating Conditions .....	<b>6</b>	9.2 Analog Power Signal Routing .....	<b>55</b>
6.4 Thermal Information .....	<b>7</b>	<b>10 Layout</b> .....	<b>55</b>
6.5 DC Electrical Characteristics .....	<b>7</b>	10.1 Layout Guidelines .....	<b>55</b>
6.6 AC Electrical Characteristics .....	<b>9</b>	10.2 Layout Example .....	<b>57</b>
6.7 DC and AC Serial Control Bus Characteristics .....	<b>10</b>	<b>11 Device and Documentation Support</b> .....	<b>58</b>
6.8 Timing Requirements for the Serial Control Bus .....	<b>10</b>	11.1 Documentation Support .....	<b>58</b>
6.9 Timing Requirements .....	<b>11</b>	11.2 Community Resources .....	<b>58</b>
6.10 Typical Characteristics .....	<b>15</b>	11.3 Trademarks .....	<b>58</b>
<b>7 Detailed Description</b> .....	<b>16</b>	11.4 Electrostatic Discharge Caution .....	<b>58</b>
7.1 Overview .....	<b>16</b>	11.5 Glossary .....	<b>58</b>
7.2 Functional Block Diagram .....	<b>16</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>58</b>
7.3 Feature Description .....	<b>17</b>		

## 4 Revision History

DATE	REVISION	NOTES
April 2016	*	Initial release.

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
<b>FPD-LINK (OpenLDI) OUTPUT INTERFACE</b>			
TxCLKOUT-	18	O, LVDS	Inverting LVDS Clock Output The pair requires external 100-Ω differential termination for standard LVDS levels
TxCLKOUT+	17	O, LVDS	True LVDS Clock Output The pair requires external 100-Ω differential termination for standard LVDS levels
TxOUT[3:0]-	16, 20, 22, 24	O, LVDS	Inverting LVDS Data Outputs Each pair requires external 100-Ω differential termination for standard LVDS levels
TxOUT[3:0]+	15, 19, 21, 23	O, LVDS	True LVDS Data Outputs Each pair requires external 100-Ω differential termination for standard LVDS levels
<b>LVC MOS INTERFACE</b>			
GPIO[1:0]	13, 14	I/O, LVC MOS with pulldown	General Purpose IO Shared with SDOUT, SWC
GPIO[3:2]	36, 37	I/O, LVC MOS with pulldown	General Purpose I/O Shared with I2S_DD, I2S_DC

**Pin Functions (continued)**

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
GPIO_REG[8:5]	8, 10, 7, 3	I/O, LVCMOS with pulldown	General Purpose I/O, register access only Shared with I2S_CLK, I2S_WC, I2S_DA, I2S_DB
I2S_DA I2S_DB I2S_DC I2S_DD	7 3 37 36	O, LVCMOS	Digital Audio Interface I2S Data Outputs Shared with GPIO_REG6, GPIO_REG5, GPIO2, GPIO3
INTB_IN	43	I, LVCMOS with pulldown	Interrupt Input Shared with BISTC
MCLK I2S_WC I2S_CLK	11 10 8	O, LVCMOS	Digital Audio Interface I2S Master Clock, Word Clock and I2S Bit Clock Outputs I2S_WC and I2S_CLK are shared with GPIO_REG7 and GPIO_REG8
SDOUT SWC	13 14	O, LVCMOS with pulldown	Auxiliary Digital Audio Interface I2S Data Output and Word Clock Shared with GPIO1 and GPIO0
<b>CONTROL AND CONFIGURATION</b>			
BISTC	43	I, LVCMOS with pulldown	BIST Clock Select Shared with INTB_IN Requires a 10-K $\Omega$ pullup if set HIGH
BISTEN	9	I, LVCMOS with pulldown	BIST Enable Requires a 10-K $\Omega$ pullup if set HIGH
IDx	12	I, Analog	I2C Address Select External pullup to VDD33 is required under all conditions. <b>DO NOT FLOAT.</b> Connect to external pullup to VDD33 and pulldown to GND to create a voltage divider. See <a href="#">Table 7</a>
LFMODE	32	I, LVCMOS with pulldown	Low Frequency Mode Select LFMODE = 0, 15-MHz $\leq$ TxCLKOUT $\leq$ 96-MHz (Default) LFMODE = 1, 5-MHz $\leq$ TxCLKOUT $<$ 15-MHz Requires a 10-K $\Omega$ pullup if set HIGH
MAPSEL	26	I, LVCMOS with pulldown	FPD-Link (OpenLDI) Output Map Select MAPSEL = 0, LSBs on TxOUT3 $\pm$ (Default) MAPSEL = 1, MSBs on TxOUT3 $\pm$ Requires a 10-K $\Omega$ pullup if set HIGH
MODE_SEL	48	I, Analog	Device Configuration Select Configures Backwards Compatibility (BKWD), Repeater (REPEAT), I2S 4 channel (I2S_B), and Long Cable (LCBL) modes Connect to external pullup to VDD33 and pulldown to GND resistors to create a voltage divider. <b>DO NOT FLOAT</b> See <a href="#">Table 6</a>
OEN	30	I, LVCMOS with pulldown	Output Enable Requires a 10-K $\Omega$ pullup if set HIGH See <a href="#">Table 5</a>
OSS_SEL	35	I, LVCMOS with pulldown	Output Sleep State Select Requires a 10 K $\Omega$ pullup if set HIGH See <a href="#">Table 5</a>
PDB	1	I, LVCMOS	Power-down Mode Input Pin Must be driven or pulled up to VDD33. Refer to <a href="#">Power Up Requirements and PDB Pin Power Up Requirements and PDB Pin</a> in <a href="#">Application and Implementation</a> . PDB = H, device is enabled (normal operation) PDB = L, device is powered down When the device is in the powered down state, the LVDS and LVCMOS outputs are tri-state, the PLL is shutdown, and I <sub>DD</sub> is minimized. Control Registers are <b>RESET</b> .
SCL	5	I/O, Open Drain	I <sup>2</sup> C Clock Input/Output Interface Must have an external pullup to V <sub>DD33</sub> . <b>DO NOT FLOAT</b> Recommended pullup: 4.7 K $\Omega$
SDA	4	I/O, Open Drain	I2C Data Input/Output Interface Must have an external pullup to VDD33. <b>DO NOT FLOAT</b> Recommended pullup: 4.7 k $\Omega$

### Pin Functions (continued)

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
<b>STATUS</b>			
LOCK	27	O, LVCMOS	LOCK Status Output 0: PLL is unlocked, I2S, GPIO, TxOUT[3:0]±, and TxCLKOUT± are idle with output states controlled by OEN and OSS_SEL. May be used to indicate Link Status or Display Enable. 1: PLL is locked, outputs are active with output states controlled by OEN and OSS_SEL Route to test point or pad (recommended). Float if unused.
PASS	28	O, LVCMOS	PASS Status Output 0: One or more errors were detected in the received BIST payload (BIST Mode) 1: Error-free transmission (BIST Mode) Route to test point or pad (Recommended). Float if unused.
<b>FPD-LINK III SERIAL INTERFACE</b>			
CMF	42	Analog	Common Mode Filter Requires a 0.1-μF capacitor to GND
CMLOUTN	45	O, LVDS	Inverting Loop-through Driver Output Monitor point for equalized forward channel differential signal
CMLOUTP	44	O, LVDS	True Loop-through Driver Output Monitor point for equalized forward channel differential signal
RIN-	41	I/O, LVDS	FPD-Link III Inverting Input The output must be AC-coupled with a 0.1-μF capacitor
RIN+	40	I/O, LVDS	FPD-Link III True Input The output must be AC-coupled with a 0.1-μF capacitor
<b>POWER AND GROUND <sup>(1)</sup></b>			
GND	DAP	Ground	Large metal contact at the bottom center of the device package <b>Connect to the ground plane (GND) with at least 9 vias</b>
VDD33_A VDD33_B	38 31	Power	3.3-V power to on-chip regulator Each pin requires a 4.7-μF capacitor to GND
VDDIO	6	Power	1.8-V / 3.3-V LVCMOS I/O Power Requires a 4.7-μF capacitor to GND
<b>REGULATOR CAPACITOR</b>			
CAP12S CAPLV25 CAPLV12 CAPR12 CAPP12	2 25 29 46 47	CAP	Decoupling capacitor connection for on-chip regulator Each requires a 4.7-μF decoupling capacitor to GND
CAPL12	33	CAP	Decoupling capacitor connection for on-chip regulator Requires two 4.7-μF decoupling capacitors to GND
<b>OTHER</b>			
RES[1:0]	39, 34	GND	Reserved Connect to GND

(1) The  $V_{DD}$  ( $V_{DD33}$  and  $V_{DDIO}$ ) supply ramp must be faster than 1.5 ms with a monotonic rise.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

	MIN	MAX	UNIT
Supply voltage – $V_{DD33}$ <sup>(3)</sup>	-0.3	4	V
Supply voltage – $V_{DDIO}$ <sup>(3)</sup>	-0.3	4	V
LVCMOS I/O voltage	-0.3	( $V_{DDIO} + 0.3$ )	V
Deserializer input voltage	-0.3	2.75	V
Junction temperature		150	°C
Storage temperature, $T_{stg}$	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) For soldering specifications, see product folder at [www.ti.com](http://www.ti.com) and *Absolute Maximum Ratings for Soldering SNOA549*.
- (3) The DS90UB924-Q1  $V_{DD33}$  and  $V_{DDIO}$  voltages require a specific ramp rate during power up. The power supply ramp time must be less than 1.5 ms with a monotonic rise.

### 6.2 ESD Ratings

		VALUE	UNIT	
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per AEC Q100-002, all pins <sup>(1)</sup>	±8000	V	
	Charged device model (CDM), per AEC Q100-011, all pins	±1250	V	
	Machine model (MM)	±250	V	
	(IEC, powered-up only) $R_D = 330 \Omega$ , $C_S = 150 \text{ pF}$	Air Discharge (Pins 40, 41, 44, and 45)	±15000	V
		Contact Discharge (Pins 40, 41, 44, and 45)	±8000	V
	(ISO10605) $R_D = 330 \Omega$ , $C_S = 150 \text{ pF}$	Air Discharge (Pins 40, 41, 44, and 45)	±15000	V
		Contact Discharge (Pins 40, 41, 44, and 45)	±8000	V
	(ISO10605) $R_D = 2 \text{ k}\Omega$ , $C_S = 150 \text{ pF}$ or 330 pF	Air Discharge (Pins 40, 41, 44, and 45)	±15000	V
Contact Discharge (Pins 40, 41, 44, and 45)		±8000	V	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply Voltage ( $V_{DD33}$ ) <sup>(1)</sup>		3	3.3	3.6	V
LVCMOS Supply Voltage ( $V_{DDIO}$ ) <sup>(1) (2)</sup>	Connect $V_{DDIO}$ to 3.3 V and use 3.3-V I/Os	3	3.3	3.6	V
	Connect $V_{DDIO}$ to 1.8 V and use 1.8-V I/Os	1.71	1.8	1.89	V
Operating Free Air Temperature ( $T_A$ )		-40	25	105	°C
PCLK Frequency (out of TxCLKOUT±)		5		96	MHz
Supply Noise <sup>(3)</sup>				100	mV <sub>p-p</sub>

- (1) The DS90UB924-Q1  $V_{DD33}$  and  $V_{DDIO}$  voltages require a specific ramp rate during power up. The power supply ramp time must be less than 1.5 ms with a monotonic rise.
- (2)  $V_{DDIO}$  must not exceed  $V_{DD33}$  by more than 300 mV ( $V_{DDIO} < V_{DD33} + 0.3 \text{ V}$ ).
- (3) Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC-coupled to the  $V_{DD33}$  and  $V_{DDIO}$  supplies with amplitude >100 mV<sub>p-p</sub> measured at the device  $V_{DD33}$  and  $V_{DDIO}$  pins. Bit error rate testing of input to the Ser and output of the Des shows no error when the noise frequency on the Ser is less than 50 MHz. The Des on the other hand shows no error when the noise frequency is less than 50 MHz.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DS90UB924-Q1	UNIT
		RHS (WQFN)	
		48 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	26.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	4.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	4.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

PARAMETER	TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT			
<b>3.3 V LVCMOS I/O</b>									
V <sub>IH</sub>	High Level Input Voltage	V <sub>DDIO</sub> = 3.0 V to 3.6 V	2		V <sub>DDIO</sub>	V			
V <sub>IL</sub>	Low Level Input Voltage					GND	0.8	V	
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0 V or V <sub>IN</sub> = 3.0 V to 3.6 V	-10	±1	10	μA			
V <sub>IH</sub>	High Level Input Voltage	V <sub>IN</sub> = 0 V or V <sub>IN</sub> = 3.0 V to 3.6 V <sup>(4)</sup>	2		V <sub>DDIO</sub>	V			
V <sub>IL</sub>	Low Level Input Voltage					<sup>(4)</sup> PDB	GND	0.7	V
I <sub>IN</sub>	Input Current						-10	±1	10
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -4 mA	2.4		V <sub>DDIO</sub>	V			
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 4 mA				0	0.4	V	
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0 V <sup>(5)</sup>		-55		mA			
I <sub>OZ</sub>	Tri-state Output Current	V <sub>OUT</sub> = 0 V or V <sub>DDIO</sub> , PDB = L	-20		20	μA			

- The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics* conditions and/or notes. Typical specifications are estimations only and are not ensured.
- Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3 V, V<sub>DDIO</sub> = 1.8 V or 3.3 V, T<sub>A</sub> = 25°C, and at the *Recommended Operating Conditions* at the time of product characterization and are not ensured.
- Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.
- PDB is specified to 3.3 V LVCMOS only and must be driven or pulled up to V<sub>DD33</sub> or to V<sub>DDIO</sub> ≥ 3 V.
- I<sub>OS</sub> is not specified for an indefinite period of time. Do not hold in short circuit for more than 500 ms or part damage may result.

## DC Electrical Characteristics (continued)

 Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT		
<b>1.8 V LVCMOS I/O</b>									
V <sub>IH</sub>	High Level Input Voltage	V <sub>DDIO</sub> = 1.71 V to 1.89 V	GPIO[3:0], REG_GPIO[8: 5], LFMODE, MAPSEL, BISTEN, BISTC, INTB_IN, OEN, OSS_SEL	0.65 *		V <sub>DDIO</sub>	V		
V <sub>IL</sub>	Low Level Input Voltage			0		0.35 * V <sub>DDIO</sub>	V		
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0 V or V <sub>IN</sub> = 1.71 V to 1.89 V		-10		10	μA		
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -4 mA	GPIO[3:0], REG_GPIO[8: 5], MCLK, I2S_WC, I2S_CLK, I2S_D[A:D], LOCK, PASS	V <sub>DDIO</sub> - 0.45		V <sub>DDIO</sub>	V		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = +4 mA		0		0.45	V		
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0 V <sup>(5)</sup>				-35		mA	
I <sub>OZ</sub>	TRI-STATE® Output Current	V <sub>OUT</sub> = 0 V or V <sub>DDIO</sub> , PDB = L,			-20		20	μA	
<b>FPD-LINK (OpenLDI) LVDS OUTPUT</b>									
V <sub>OD</sub>	Output Voltage Swing (single-ended)	Register 0x4B[1:0] = b'00 R <sub>L</sub> = 100 Ω	TxCLK±, TxOUT[3:0]±	140	200	300	mV		
		Register 0x4B[1:0] = b'01 R <sub>L</sub> = 100 Ω		220	300	380	mV		
V <sub>ODp-p</sub>	Differential Output Voltage	Register 0x4B[1:0] = b'00 R <sub>L</sub> = 100 Ω			400			mV	
		Register 0x4B[1:0] = b'01 R <sub>L</sub> = 100 Ω			600			mV	
ΔV <sub>OD</sub>	Output Voltage Unbalance	R <sub>L</sub> = 100 Ω			1		50	mV	
V <sub>OS</sub>	Common Mode Voltage			1	1.2	1.5	V		
ΔV <sub>OS</sub>	Offset Voltage Unbalance					1		50	mV
I <sub>OS</sub>	Output Short Circuit Current			V <sub>OUT</sub> = GND			-5		mA
I <sub>OZ</sub>	Output TRI-STATE® Current	OEN = GND, V <sub>OUT</sub> = V <sub>DDIO</sub> or GND, 0.8 V ≤ V <sub>IN</sub> ≤ 1.6 V			-500		500	μA	
<b>FPD-LINK III RECEIVER</b>									
V <sub>TH</sub>	Input Threshold High	V <sub>CM</sub> = 2.1 V (Internal V <sub>BIAS</sub> )	R <sub>IN</sub> ±			50	mV		
V <sub>TL</sub>	Input Threshold Low			-50			mV		
V <sub>ID</sub>	Input Differential Threshold						100	mV	
V <sub>CM</sub>	Common-mode Voltage					2.1		V	
R <sub>T</sub>	Internal Termination Resistance (Differential)					80	100	120	Ω
<b>SUPPLY CURRENT</b>									
I <sub>DD33</sub>	Supply Current R <sub>L</sub> = 100 Ω, PCLK = 96 MHz		V <sub>DD33</sub> = 3.6 V		200	260	mA		
I <sub>DDIO</sub>			V <sub>DDIO</sub> = 3.6 V		30	250	μA		
			V <sub>DDIO</sub> = 1.89 V		30	250	μA		
I <sub>DDZ</sub>	Supply Current — Power Down	PDB = 0 V, All other LVCMOS inputs = 0 V	V <sub>DD33</sub> = 3.6 V		3	8	mA		
I <sub>DDIOZ</sub>			V <sub>DDIO</sub> = 3.6 V		100	500	μA		
			V <sub>DDIO</sub> = 1.89 V		50	250	μA		



## 6.6 AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

PARAMETER	TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
<b>GPIO</b>						
t <sub>GPIO,FC</sub>	GPIO Pulse Width, Forward Channel	See <sup>(4)</sup>	GPIO[3:0], PCLK = 5MHz to 96MHz	2/PCLK		s
t <sub>GPIO,BC</sub>	GPIO Pulse Width, Back Channel	See <sup>(4)</sup>	GPIO[3:0]	20		μs
<b>RESET</b>						
t <sub>LRST</sub>	PDB Reset Low Pulse	See <sup>(4)</sup>	PDB	2		ms
<b>LOOP-THROUGH MONITOR OUTPUT</b>						
E <sub>W</sub>	Differential Output Eye Opening Width <sup>(4)</sup>	R <sub>L</sub> = 100 Ω, Jitter freq > f/40	CMLOUTP, CMLOUTN	0.4		UI
E <sub>H</sub>	Differential Output Eye Height			300		mV
<b>FPD-LINK (OpenLDI) LVDS OUTPUT</b>						
t <sub>TLHT</sub>	Low -to-High Transition Time	R <sub>L</sub> = 100 Ω	TxCLK±, TxOUT[3:0]±	0.25	0.5	ns
t <sub>THLT</sub>	High-to-Low Transition Time			0.25	0.5	ns
t <sub>DCCJ</sub>	Cycle-to-Cycle Output Jitter	5 MHz ≤ PCLK ≤ 96 MHz	TxCLK±	40	65	ps
t <sub>TTPn</sub>	Transmitter Pulse Position	5 MHz ≤ PCLK ≤ 96 MHz n=[6:0] for bits [6:0] See <a href="#">Figure 13</a>	TxOUT[3:0]±	0.5 + n		UI
Δt <sub>TTP</sub>	Offset Transmitter Pulse Position (bit 6 - bit 0)			0.1		UI
t <sub>DD</sub>	Delay Latency			147*T		T
t <sub>TPDD</sub>	Power Down Delay Active to OFF			900		μs
t <sub>TXZR</sub>	Enable Delay OFF to Active			6		ns
<b>FPD-LINK III INPUT</b>						
t <sub>DDL</sub>	Lock Time <sup>(4)</sup>	5 MHz ≤ PCLK ≤ 96 MHz	RIN±, LOCK	6	40	ms
<b>LVCMOS OUTPUTS</b>						
t <sub>CLH</sub>	Low-to-High Transition Time	C <sub>L</sub> = 8 pF	LOCK, PASS	3	7	ns
t <sub>CHL</sub>	High-to-Low Transition Time			2	5	ns
<b>BIST MODE</b>						
t <sub>PASS</sub>	BIST PASS Valid Time		PASS	800		ns
<b>I2S TRANSMITTER</b>						
t <sub>J</sub>	Clock Output Jitter		MCLK	2		ns
T <sub>I2S</sub>	I2S Clock Period <a href="#">Figure 10</a> , <sup>(4)</sup> <sup>(5)</sup>	PCLK=5 MHz to 96 MHz	I2S_CLK, PCLK = 5MHz to 96MHz	4/PCLK or 1/12.288 MHz		ns
T <sub>HC_I2S</sub>	I2S Clock High Time <a href="#">Figure 10</a> , <sup>(5)</sup>		I2S_CLK	0.35		T <sub>I2S</sub>
T <sub>LC_I2S</sub>	I2S Clock Low Time <a href="#">Figure 10</a> , <sup>(5)</sup>		I2S_CLK	0.35		T <sub>I2S</sub>
t <sub>SR_I2S</sub>	I2S Set-up Time <a href="#">Figure 10</a> ,		I2S_WC I2S_D[A:D]	0.2		T <sub>I2S</sub>
t <sub>HR_I2S</sub>	I2S Hold Time <a href="#">Figure 10</a>		I2S_WC I2S_D[A:D]	0.2		T <sub>I2S</sub>

- (1) The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics* conditions and/or notes. Typical specifications are estimations only and are not ensured.
- (2) Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3 V, V<sub>DDIO</sub> = 1.8 V or 3.3 V, T<sub>A</sub> = 25°C, and at the *Recommended Operating Conditions* at the time of product characterization and are not ensured.
- (3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.
- (4) Specification is ensured by design and is not tested in production.
- (5) I2S specifications for t<sub>LC</sub> and t<sub>HC</sub> pulses must each be greater than 2 PCLK period to ensure sampling and supersedes the 0.35\*T<sub>I2S\_CLK</sub> requirement. t<sub>LC</sub> and t<sub>HC</sub> must be longer than the greater of either 0.35\*T<sub>I2S\_CLK</sub> or 2\*PCLK.

## 6.7 DC and AC Serial Control Bus Characteristics

 Over 3.3-V supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input High Level	SDA and SCL	0.7* V <sub>DDIO</sub>		V <sub>DD33</sub>	V
V <sub>IL</sub>	Input Low Level Voltage	SDA and SCL	GND		0.3* V <sub>DD33</sub>	V
V <sub>HY</sub>	Input Hysteresis			50		mV
V <sub>OL</sub>		SDA or SCL, I <sub>OL</sub> = 1.25 mA	0		0.36	V
I <sub>in</sub>		SDA or SCL, V <sub>IN</sub> = V <sub>DDIO</sub> or GND	-10		10	μA
t <sub>SP</sub>	Input Filter			50		ns
C <sub>in</sub>	Input Capacitance	SDA or SCL		5		pF

- (1) The *Electrical Characteristics* tables list specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics* conditions and/or notes. Typical specifications are estimations only and are not ensured.
- (2) Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3 V, V<sub>DDIO</sub> = 1.8 V or 3.3 V, T<sub>A</sub> = 25°C, and at the *Recommended Operating Conditions* at the time of product characterization and are not ensured.
- (3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.

## 6.8 Timing Requirements for the Serial Control Bus

 Over 3.3-V supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup>

			MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL Clock Frequency	Standard Mode	0		100	kHz
		Fast Mode	0		400	kHz
t <sub>LOW</sub>	SCL Low Period	Standard Mode	4.7			μs
		Fast Mode	1.3			μs
t <sub>HIGH</sub>	SCL High Period	Standard Mode	4.0			μs
		Fast Mode	0.6			μs
t <sub>HD;STA</sub>	Hold time for a start or a repeated start condition <sup>(3)</sup>	Standard Mode	4.0			μs
		Fast Mode	0.6			μs
t <sub>SU;STA</sub>	Set Up time for a start or a repeated start condition <sup>(3)</sup>	Standard Mode	4.7			μs
		Fast Mode	0.6			μs
t <sub>HD;DAT</sub>	Data Hold Time <sup>(3)</sup>	Standard Mode	0		3.45	μs
		Fast Mode	0		0.9	μs
t <sub>SU;DAT</sub>	Data Set Up Time <sup>(3)</sup>	Standard Mode	250			ns
		Fast Mode	100			ns
t <sub>SU;STO</sub>	Set Up Time for STOP Condition <sup>(3)</sup>	Standard Mode	4			μs
		Fast Mode	0.6			μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START <sup>(3)</sup>	Standard Mode	4.7			μs
		Fast Mode	1.3			μs
t <sub>r</sub>	SCL & SDA Rise Time, <sup>(3)</sup>	Standard Mode			1000	ns
		Fast Mode			300	ns
t <sub>f</sub>	SCL & SDA Fall Time, <sup>(3)</sup>	Standard Mode			300	ns
		Fast mode			300	ns

- (1) The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics* conditions and/or notes. Typical specifications are estimations only and are not ensured.
- (2) Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3 V, V<sub>DDIO</sub> = 1.8 V or 3.3 V, T<sub>A</sub> = +25°C, and at the *Recommended Operating Conditions* at the time of product characterization and are not ensured.
- (3) Specification is ensured by design and is not tested in production.

### 6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
$t_R$	SDA RiseTime – READ	SDA, RPU = 10 k $\Omega$ , Cb $\leq$ 400 pF, Figure 9		430		ns
$t_F$	SDA Fall Time – READ			20		ns
$t_{SU,DAT}$	Set Up Time – READ	Figure 9		560		ns
$t_{HD,DAT}$	Hold Up Time – READ	Figure 9		615		ns




Figure 1. Checkerboard Data Pattern




Figure 2. CML Output Driver




Figure 3. LVCMOS Transition Times




Figure 4. Latency Delay




Figure 5. FPD-Link (OpenLDI) and LVCMOS Power Down Delay




Figure 6. FPD-Link (OpenLDI) Outputs Enable Delay




Figure 7. CML PLL Lock Time




Figure 8. FPD-Link III Receiver DC  $V_{TH}/V_{TL}$  Definition




Figure 9. Output Data Valid (Setup and Hold) Times




Figure 10. Output State (Setup and Hold) Times




Figure 11. Input Transition Times




Figure 12. FPD-Link (OpenLDI) Single-Ended and Differential Waveforms




Figure 13. FPD-Link (OpenLDI) Transmitter Pulse Positions




Figure 14. Receiver Input Jitter Tolerance




Figure 15. BIST PASS Waveform






Figure 16. Serial Control Bus Timing Diagram

## 6.10 Typical Characteristics



## 7 Detailed Description

### 7.1 Overview

The DS90UB924-Q1 receives a 35-bit symbol over a single serial FPD-Link III pair operating at up to 3.36 Gbps line rate and converts this stream into an FPD-Link (OpenLDI) Interface (4 LVDS data channels + 1 LVDS Clock). The FPD-Link III serial stream contains an embedded clock, video control signals, and the DC-balanced video data and audio data which enhance signal quality to support AC coupling.


The DS90UB924-Q1 deserializer attains lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The deserializer also synchronizes to the serializer regardless of the data pattern, delivering true automatic *plug and lock* performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The deserializer recovers the clock and data by extracting the embedded clock information, validating then deserializing the incoming data stream.

The DS90UB924-Q1 deserializer incorporates an I<sup>2</sup>C-compatible interface. The I<sup>2</sup>C-compatible interface allows programming of serializer or deserializer devices from a local host controller. In addition, the serializer/deserializer devices incorporate a bidirectional control channel (BCC) that allows communication between serializer/deserializer as well as remote I<sup>2</sup>C slave devices.

The bidirectional control channel (BCC) is implemented via embedded signaling in the high-speed forward channel (serializer to deserializer) combined with lower speed signaling in the reverse channel (deserializer to serializer). Through this interface, the BCC provides a mechanism to bridge I<sup>2</sup>C transactions across the serial link from one I<sup>2</sup>C bus to another. The implementation allows for arbitration with other I<sup>2</sup>C compatible masters at either side of the serial link.

The DS90UB924-Q1 deserializer is intended for use with DS90UB921-Q1, DS90UB925Q-Q1, or DS90UB927Q-Q1 serializers, but is also backward compatible with DS90UR905Q and DS90UR907Q FPD-Link III serializers.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## 7.3 Feature Description

### 7.3.1 High-Speed Forward Channel Data Transfer

The high-speed Forward Channel is composed of a 35-bit frame containing video data, sync signals, I<sup>2</sup>C, and I2S audio transmitted from serializer to deserializer. Figure 19 shows the serial stream PCLK cycle. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized, DC-balanced and scrambled.



**Figure 19. FPD-Link III Serial Stream**

The device supports pixel clock ranges of 5 MHz to 15 MHz (LFMODE=1) and 15 MHz to 96 MHz (LFMODE=0). This corresponds to an application payload rate range of 155 Mbps to 2.976 Gbps, with an actual line rate range of 525 Mbps to 3.36 Gbps.

### 7.3.2 Low-Speed Back Channel Data Transfer

The low-speed back channel of the DS90UB924-Q1 provides bidirectional communication between the display and host processor. The back channel control data is transferred over the single serial link along with the high-speed forward data, DC balance coding, and embedded clock information. Together, the forward channel and back channel form the bidirectional control channel (BCC). This architecture provides a backward path across the serial link together with a high speed forward channel. The back channel contains the I<sup>2</sup>C, CRC and 4 bits of standard GPIO information with 10 Mbps line rate.

### 7.3.3 Backward Compatible Mode

The DS90UB924-Q1 is also backward compatible to the DS90UR905Q and DS90UR907Q for PCLK frequencies ranging from 15 MHz to 65 MHz. The deserializer receives 28 bits of data over a single serial FPD-Link III pair operating at a payload rate of 120 Mbps to 1.8 Gbps, corresponding to a line rate of 140 Mbps to 2.1 Gbps. The backward compatibility configuration can be selected through the MODE\_SEL pin or programmed through the device control registers (Table 8). The bidirectional control channel, bidirectional GPIOs, I2S, and interrupt (INTB) are not active in this mode. However, local I<sup>2</sup>C access to the serializer is still available.

### 7.3.4 Input Equalization

An FPD-Link III input adaptive equalizer provides compensation for transmission medium losses and reduces medium-induced deterministic jitter.

The adaptive equalizer may be set to a Long Cable Mode (LCBL), using the MODE\_SEL pin (Table 6). This mode is typically used with longer cables where it may be desirable to start adaptive equalization from a higher default gain. In this mode, the device attempts to lock from a minimum floor AEQ value, defined by a value stored in the control registers (Table 8).

### 7.3.5 Common Mode Filter Pin (CMF)

The deserializer provides access to the center tap of the internal CML termination. A 0.1  $\mu$ F capacitor must be connected from this pin to GND for additional common-mode filtering of the differential pair (Figure 37). This increases noise rejection capability in high-noise environments.

### 7.3.6 Power Down (PDB)

The deserializer has a PDB input pin to enable or power down the device. This pin may be controlled by an external device, or through V<sub>DDIO</sub>, where V<sub>DDIO</sub> = 3 V to 3.6 V or V<sub>DD33</sub>. To save power, disable the link when the display is not needed (PDB = LOW). Ensure that this pin is not driven HIGH before V<sub>DD33</sub> and V<sub>DDIO</sub> have reached final levels. When PDB is driven low, ensure that the pin is driven to 0 V for at least 1.5 ms before releasing or driving high (See [Recommended Operating Conditions](#)). If the PDB is pulled up to V<sub>DDIO</sub> = 3.0 V to 3.6 V or V<sub>DD33</sub> directly, a 10 k $\Omega$  pullup resistor and a >10  $\mu$ F capacitor to ground are required (See [Figure 37](#)).

Toggling PDB low POWER DOWN the device and RESET all control registers to default. During this time, PDB must be held low for a minimum of 2 ms (see [AC Electrical Characteristics](#)).

## Feature Description (continued)

### 7.3.7 Video Control Signals

The video control signal bits embedded in the high-speed FPD-Link (OpenLDI) LVDS are subject to certain limitations relative to the video pixel clock period (PCLK). By default, the device applies a minimum pulse width filter on these signals to help eliminate spurious transitions.

Normal Mode Control Signals (VS, HS, DE) have the following restrictions:

- Horizontal Sync (HS): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). See [Table 8](#). HS can have at most two transitions per 130 PCLKs.
- Vertical Sync (VS): The video control signal pulse is limited to 1 transition per 130 PCLKs. Thus, the minimum pulse width is 130 PCLKs.
- Data Enable Input (DE): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). See [Table 8](#). DE can have at most two transitions per 130 PCLKs.

### 7.3.8 EMI Reduction Features

#### 7.3.8.1 LVCMOS VDDIO Option

The 1.8 V/3.3 V LVCMOS inputs and outputs are powered from a separate VDDIO supply pin to offer compatibility with external system interface signals. Note: When configuring the V<sub>DDIO</sub> power supplies, all the single-ended control input pins (except PDB) for device need to scale together with the same operating V<sub>DDIO</sub> levels. If V<sub>DDIO</sub> is selected to operate in the 3.0 V to 3.6 V range, V<sub>DDIO</sub> must be operated within 300 mV of V<sub>DD33</sub> (See [Recommended Operating Conditions](#)).

### 7.3.9 Built In Self Test (BIST)

An optional At-speed Built-In Self Test (BIST) feature supports testing of the high-speed serial link and the low-speed back channel without external data connections. This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

#### 7.3.9.1 BIST Configuration and Status

The BIST mode is enabled at the deserializer by pin (BISTEN) or BIST configuration register. The test may select either an external PCLK or the 33 MHz internal oscillator clock (OSC) frequency. In the absence of PCLK, the user can select the internal OSC frequency at the deserializer through the BISTC pin or BIST configuration register.

When BIST is activated at the deserializer, a BIST enable signal is sent to the serializer through the back channel. The serializer outputs a test pattern and drives the link at speed. The deserializer detects the test pattern and monitors it for errors. The deserializer PASS output pin toggles to flag each frame received containing one or more errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame.

The BIST status can be monitored real time on the deserializer PASS pin, with each detected error resulting in a half pixel clock period toggled LOW. After BIST is deactivated, the result of the last test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the deserializer BISTEN pin. LOCK status is valid throughout the entire duration of BIST.


See [Figure 20](#) for the BIST mode flow diagram.

## Feature Description (continued)

### 7.3.9.1.1 Sample BIST Sequence

1. BIST Mode is enabled via the BISTEN pin of Deserializer. The desired clock source is selected through the deserializer BISTC pin.
2. The serializer is awakened through the back channel if it is not already on. An all zeros pattern is balanced, scrambled, randomized, and sent through the FPD-Link III interface to the deserializer. Once the serializer and the deserializer are in BIST mode and the deserializer acquires LOCK, the PASS pin of the deserializer goes high, and BIST starts checking the data stream. If an error in the payload (1 to 35) is detected, the PASS pin switches low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.
3. To stop BIST mode, set the BISTEN pin LOW. The deserializer stops checking the data, and the final test result is held on the PASS pin. If the test ran error free, the PASS output remains HIGH. If there one or more errors were detected, the PASS output outputs constant LOW. The PASS output state is held until a new BIST is run, the device is RESET, or the device is powered down. BIST duration is user-controlled and may be of any length.

The link returns to normal operation after the deserializer BISTEN pin is low. [Figure 21](#) shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission, and so forth.), thus they may be introduced by greatly extending the cable length, faulting the interconnect medium, or reducing signal condition enhancements (Rx equalization).




**Figure 20. BIST Mode Flow Diagram**

### 7.3.9.2 Forward Channel and Back Channel Error Checking

The deserializer, on locking to the serial stream, compares the recovered serial stream with all zeroes and records any errors in status registers. Errors are also dynamically reported on the PASS pin of the deserializer. Forward channel errors may also be read from register 0x25 ( [Table 8](#)).

The back-channel data is checked for CRC errors once the serializer locks onto the back-channel serial stream, as indicated by link detect status (register bit 0x1C[0] - [Table 8](#)). CRC errors are recorded in an 8-bit register in the deserializer. The register is cleared when the serializer enters the BIST mode. As soon as the serializer enters BIST mode, the functional mode CRC register starts recording any back channel CRC errors. The BIST mode CRC error register is active in BIST mode only and keeps the record of the last BIST run until cleared or the serializer enters BIST mode again.

**Feature Description (continued)**

**Figure 21. BIST Waveforms**
**7.3.10 Internal Pattern Generation**

The DS90UB924-Q1 deserializer features an internal pattern generator. It allows basic testing and debugging of an integrated panel. The test patterns are simple and repetitive and allow for a quick visual verification of panel operation. As long as the device is not in power down mode, the test pattern is displayed even if no input is applied. If no clock is received, the test pattern can be configured to use a programmed oscillator frequency. For detailed information, refer to TI Application Note: ([AN-2198](#)).

**7.3.10.1 Pattern Options**

The DS90UB924-Q1 deserializer pattern generator is capable of generating 17 default patterns for use in basic testing and debugging of panels. Each pattern can be inverted using register bits (see [Table 8](#)). The 17 default patterns are listed as follows:

1. White/Black (default/inverted)
2. Black/White
3. Red/Cyan
4. Green/Magenta
5. Blue/Yellow
6. Horizontally Scaled Black to White/White to Black
7. Horizontally Scaled Black to Red/Cyan to White
8. Horizontally Scaled Black to Green/Magenta to White
9. Horizontally Scaled Black to Blue/Yellow to White
10. Vertically Scaled Black to White/White to Black
11. Vertically Scaled Black to Red/Cyan to White
12. Vertically Scaled Black to Green/Magenta to White
13. Vertically Scaled Black to Blue/Yellow to White
14. Custom Color / Inverted configured in PGRS
15. Black-White/White-Black Checkerboard (or custom checkerboard color, configured in PGCTL)
16. YCBR/RBCY VCOM pattern, orientation is configurable from PGCTL
17. Color Bars (White, Yellow, Cyan, Green, Magenta, Red, Blue, Black) – Note: not included in the auto-scrolling feature

## Feature Description (continued)

### 7.3.10.2 Color Modes

By default, the Pattern Generator operates in 24-bit color mode, where all bits of the red, green, and blue outputs are enabled. 18-bit color mode can be activated from the configuration registers ([Table 8](#)). In 18-bit mode, the 6 most significant bits (bits 7-2) of the Red, Green, and Blue outputs are enabled; the 2 least significant bits are 0.

### 7.3.10.3 Video Timing Modes

The Pattern Generator has two video timing modes – external and internal. In external timing mode, the Pattern Generator detects the video frame timing present on the DE and VS inputs. If Vertical Sync signaling is not present on VS, the Pattern Generator determines Vertical Blank by detecting when the number of inactive pixel clocks (DE = 0) exceeds twice the detected active line length. In internal timing mode, the Pattern Generator uses custom video timing as configured in the control registers. The internal timing generation may also be driven by an external clock. By default, external timing mode is enabled. Internal timing or Internal timing with External Clock are enabled by the control registers ([Table 8](#)). If internal clock generation is used, register 0x39 bit 1 must be set.

### 7.3.10.4 External Timing

In external timing mode, the pattern generator passes the incoming DE, HS, and VS signals unmodified to the video control outputs after a two-pixel clock delay. It extracts the active frame dimensions from the incoming signals in order to properly scale the brightness patterns. If the incoming video stream does not use the VS signal, the Pattern Generator determines the Vertical Blank time by detecting a long period of pixel clocks without DE asserted.

### 7.3.10.5 Pattern Inversion

The Pattern Generator also incorporates a global inversion control, located in the PGCFG register, which causes the output pattern to be bitwise-inverted. For example, the full-screen Red pattern becomes full-screen cyan, and the Vertically Scaled Black to Green pattern becomes Vertically Scaled White to Magenta.

### 7.3.10.6 Auto Scrolling

The Pattern Generator supports an Auto-Scrolling mode, in which the output pattern cycles through a list of enabled pattern types. A sequence of up to 16 patterns may be defined in the registers. The patterns may appear in any order in the sequence and may also appear more than once.

### 7.3.10.7 Additional Features

Additional pattern generator features can be accessed through the Pattern Generator Indirect Register Map. It consists of the Pattern Generator Indirect Address (PGIA — [Table 8](#)) and the Pattern Generator Indirect Data (PGID — [Table 8](#)).

## 7.3.11 Serial Link Fault Detect

The DS90UB924-Q1 can detect fault conditions in the FPD-Link III interconnect. If a fault condition occurs, the Link Detect Status is 0 (cable is not detected) on bit 0 of address 0x1C ([Table 8](#)). The device detects any of the following conditions:

1. Cable open
2. RIN+ to - short
3. RIN+ to GND short
4. RIN- to GND short
5. RIN+ to battery short
6. RIN- to battery short
7. Cable is linked incorrectly (RIN+/RIN- connections reversed)

## Feature Description (continued)

### NOTE

The device detects any of the above conditions, but does not report specifically which one has occurred.

### 7.3.12 Oscillator Output

The deserializer provides an optional TxCLKOUT± output when the input clock (serial stream) has been lost. This is based on an internal oscillator and may be controlled from register 0x02, bit 5 (OSC Clock Output Enable) [Table 8](#).

### 7.3.13 Interrupt Pin (INTB / INTB\_IN)

1. Read HDCP\_ISR Register 0xC7. ([Table 8](#))
2. On the serializer, set register (ICR) 0xC6[5] = 1 and 0xC6[0] = 1 to configure the interrupt.
3. On the serializer, read from ISR register 0xC7 to arm the interrupt for the first time.
4. When INTB\_IN is set LOW, the INTB pin on the serializer also pulls low, indicating an interrupt condition.
5. The external controller detects INTB = LOW and reads the ISR register to determine the interrupt source. Reading this register also clears and resets the interrupt.

The INTB\_IN signal is sampled and required approximately 8.6 μs of the minimum setup and hold time.

$$8.6 \mu\text{s} = 30 \text{ bit per back channel frame} / (5 \text{ Mbps rate} \times \pm 30\% \text{ Variation}) = 30 / (5E6 \times 0.7)$$

Note that -30% is the worst case.

### 7.3.14 General-Purpose I/O

#### 7.3.14.1 GPIO[3:0]

In normal operation, GPIO[3:0] may be used as general purpose I/Os in either forward channel (outputs) or back channel (inputs) mode. GPIO modes may be configured from the registers ([Table 8](#)). GPIO[1:0] are dedicated pins and GPIO[3:2] are shared with I2S\_DC and I2S\_DD respectively. Note: if the DS90UB924-Q1 is paired with a DS90UB921-Q1 or DS90UB925Q-Q1 serializer, the devices must be configured into 18-bit mode to allow usage of GPIO pins on the serializer. To enable 18-bit mode, set serializer register 0x12[2] = 1. 18-bit mode is auto-loaded into the deserializer from the serializer. See [Table 1](#) for GPIO enable and configuration.

**Table 1. DS90UB921-Q1/DS90UB925Q-Q1 GPIO Enable and Configuration**

DESCRIPTION	DEVICE	FORWARD CHANNEL	BACK CHANNEL
GPIO3	DS90UB921-Q1/ DS90UB925Q-Q1	0x0F = 0x03	0x0F = 0x05
	DS90UB924-Q1	0x1F = 0x05	0x1F = 0x03
GPIO2	DS90UB921-Q1/ DS90UB925Q-Q1	0x0E = 0x30	0x0E = 0x50
	DS90UB924-Q1	0x1E = 0x50	0x1E = 0x30
GPIO1/GPIO1 (SER/DES)	DS90UB921-Q1/ DS90UB925Q-Q1	N/A	0x0E = 0x05
	DS90UB924-Q1	N/A	0x1E = 0x03
GPO_REG5/GPIO1 (SER/DES)	DS90UB921-Q1/ DS90UB925Q-Q1	0x10 = 0x03	N/A
	DS90UB924-Q1	0x1E = 0x05	N/A
GPIO0/GPIO0 (SER/DES)	DS90UB921-Q1/ DS90UB925Q-Q1	N/A	0x0D = 0x05
	DS90UB924-Q1	N/A	0x1D = 0x03
GPO_REG4/GPIO0 (SER/DES)	DS90UB921-Q1/ DS90UB925Q-Q1	0x0F = 0x30	N/A
	DS90UB924-Q1	0x1D = 0x05	N/A



**Table 2. DS90UB927Q-Q1 GPIO Enable and Configuration**

DESCRIPTION	DEVICE	FORWARD CHANNEL	BACK CHANNEL
GPIO3	DS90UB927Q-Q1	0x0F = 0x03	0x0F = 0x05
	DS90UB924-Q1	0x1F = 0x05	0x1F = 0x03
GPIO2	DS90UB927Q-Q1	0x0E = 0x30	0x0E = 0x50
	DS90UB924-Q1	0x1E = 0x50	0x1E = 0x30
GPIO1	DS90UB927Q-Q1	0x0E = 0x03	0x0E = 0x05
	DS90UB924-Q1	0x1E = 0x05	0x1E = 0x03
GPIO0	DS90UB927Q-Q1	0x0D = 0x03	0x0D = 0x05
	DS90UB924-Q1	0x1D = 0x05	0x1D = 0x03

Note: GPO\_REG4 of the DS90UB921-Q1 or DS90UB925-Q1 can be used as a forward channel GPIO, outputting on GPIO0 of DS90UB924-Q1. This can be set as follows:

- Set DS90UB921-Q1 or DS90UB925-Q1 in 18-bit mode by mode pin = 1 or by register 0x12[2] = 1.
- Set DS90UB924-Q1 register 0x1D[0] = 1 and 0x1D[2] = 1; this will enable GPIO0 of DS90UB924-Q1 as output.
- Set DS90UB921-Q1 or DS90UB925-Q1 register 0x0F[4] = 1 and 0x0F[5] = 1; this will enable GPO\_REG4 of DS90UB921-Q1 or DS90UB925-Q1 as input.

Similarly GPO\_REG5 of DS90UB921-Q1 or DS90UB925-Q1 can output to GPIO1 of DS90UB924-Q1:

- Set DS90UB921-Q1 or DS90UB925-Q1 in 18-bit mode by mode pin = 1 or by register 0x12[2] = 1.
- Set DS90UB924-Q1 register 0x1E[0] = 1 and 0x1E[2] = 1; this will enable GPIO1 of DS90UB924-Q1 as output.
- Set DS90UB921-Q1 or DS90UB925-Q1 register 0x10[0] = 1 and 0x10[1] = 1; this will enable GPO\_REG5 DS90UB921-Q1 or DS90UB925-Q1 as input.

The input value present on GPIO[3:0] may also be read from register or configured to local output mode (Table 8).

### 7.3.14.2 GPIO[8:5]

GPIO\_REG[8:5] are register-only GPIOs and may be programmed as outputs or read as inputs through local register bits only. Where applicable, these bits are shared with I2S pins and override I2S input if enabled into GPIO\_REG mode. See Table 3 for GPIO enable and configuration.

Note: Local GPIO value may be configured and read either through local register access, or remote register access through the Low-Speed Bidirectional Control Channel. Configuration and state of these pins are not transported from serializer to deserializer as is the case for GPIO[3:0].

**Table 3. GPIO\_REG and GPIO Local Enable and Configuration**


DESCRIPTION	REGISTER CONFIGURATION	FUNCTION
GPIO_REG8	0x21 = 0x01	Output, L
	0x21 = 0x09	Output, H
	0x21 = 0x03	Input, Read: 0x6F[0]
GPIO_REG7	0x21 = 0x01	Output, L
	0x21 = 0x09	Output, H
	0x21 = 0x03	Input, Read: 0x6E[7]
GPIO_REG6	0x20 = 0x01	Output, L
	0x20 = 0x09	Output, H
	0x20 = 0x03	Input, Read: 0x6E[6]
GPIO_REG5	0x20 = 0x01	Output, L
	0x20 = 0x09	Output, H
	0x20 = 0x03	Input, Read: 0x6E[5]

**Table 3. GPIO\_REG and GPIO Local Enable and Configuration (continued)**


DESCRIPTION	REGISTER CONFIGURATION	FUNCTION
GPIO3	0x1F = 0x01	Output, L
	0x1F = 0x09	Output, H
	0x1F = 0x03	Input, Read: 0x6E[3]
GPIO2	0x1E = 0x01	Output, L
	0x1E = 0x09	Output, H
	0x1E = 0x03	Input, Read: 0x6E[2]
GPIO1	0x1E = 0x01	Output, L
	0x1E = 0x09	Output, H
	0x1E = 0x03	Input, Read: 0x6E[1]
GPIO0	0x1D = 0x01	Output, L
	0x1D = 0x09	Output, H
	0x1D = 0x03	Input, Read: 0x6E[0]

**7.3.15 I2S Audio Interface**

The DS90UB924-Q1 deserializer features six I2S output pins that, when paired with a DS90UB927Q-Q1 serializer, supports surround-sound audio applications. The bit clock (I2S\_CLK) supports frequencies between 1 MHz and the smaller of  $< PCLK/4$  or  $< 13$  MHz. Four I2S data outputs carry two channels of I2S-formatted digital audio each, with each channel delineated by the word select (I2C\_WC) input. The I2S audio interface is not available in Backwards Compatibility Mode (BKWD = 1).



**Figure 22. I2S Connection Diagram**



**Figure 23. I2S Frame Timing Diagram**

When paired with a DS90UB921-Q1 or DS90UB925Q-Q1, the DS90UB924-Q1 I2S interface supports a single I2S data output through I2S\_DA (24-bit video mode), or two I2S data outputs through I2S\_DA and I2S\_DB (18-bit video mode).

**7.3.15.1 I2S Transport Modes**

By default, packetized audio is received during video blanking periods in dedicated data island transport frames. The transport mode is set in the serializer and auto-loaded into the deserializer by default. The audio configuration may be disabled from control registers if Forward Channel Frame Transport of I2S data is desired. In frame transport, only I2S\_DA is received to the DS90UB924-Q1 deserializer. Surround Sound Mode, which transmits all four I2S data inputs (I2S\_D[D:A]), may only be operated in Data Island Transport mode. This mode is only available when connected to a DS90UB927Q-Q1 serializer. If connected to a DS90UB921-Q1 or DS90UB925Q-Q1 serializer, only I2S\_DA and I2S\_DB may be received.



### 7.3.15.2 I2S Repeater

I2S audio may be fanned-out and propagated in the repeater application. By default, data is propagated via data island transport on the FPD-Link (OpenLDI) interface during the video blanking periods. If frame transport is desired, connect the I2S pins from the deserializer to all serializers. Activating surround sound at the top-level serializer automatically configures downstream serializers and deserializers for surround-sound transport utilizing Data Island Transport. If 4-channel operation utilizing I2S\_DA and I2S\_DB only is desired, this mode must be explicitly set in each serializer and deserializer control register throughout the repeater tree (Table 8).

A DS90UB924-Q1 deserializer configured in repeater mode may also regenerate I2S audio from its I2S input pins in lieu of Data Island frames. See Figure 31 and the I2C control registers (Table 8) for additional details.

### 7.3.15.3 I2S Jitter Cleaning

The DS90UB924-Q1 features a standalone PLL to clean the I2S data jitter, supporting high-end car audio systems. If I2S\_CLK frequency is less than 1 MHz, this feature must be disabled through register 0x2B[7]. See Table 8.

### 7.3.15.4 MCLK

The deserializer has an I2S Master Clock Output (MCLK). It supports  $\times 1$ ,  $\times 2$ , or  $\times 4$  of I2S CLK Frequency. When the I2S PLL is disabled, the MCLK output is off. Table 4 covers the range of I2S sample rates and MCLK frequencies. By default, all the MCLK output frequencies are  $\times 2$  of the I2S CLK frequencies. The MCLK frequencies can also be enabled through the register bits 0x3A[6:4] (I2S\_DIVSEL), shown in Table 8. To select desired MCLK frequency, write 0x3A[7], then write to bit [6:4] accordingly.

**Table 4. Audio Interface Frequencies**

SAMPLE RATE (kHz)	I2S DATA WORD SIZE (BITS)	I2S_CLK (MHz)	MCLK OUTPUT (MHz)	REGISTER 0x3A[6:4]b
32	16	1.024	I2S_CLK $\times 1$	000
			I2S_CLK $\times 2$	001
			I2S_CLK $\times 4$	010
44.1		1.4112	I2S_CLK $\times 1$	000
			I2S_CLK $\times 2$	001
			I2S_CLK $\times 4$	010
48		1.536	I2S_CLK $\times 1$	000
			I2S_CLK $\times 2$	001
			I2S_CLK $\times 4$	010
96		3.072	I2S_CLK $\times 1$	001
			I2S_CLK $\times 2$	010
			I2S_CLK $\times 4$	011
192	6.144	I2S_CLK $\times 1$	010	
		I2S_CLK $\times 2$	011	
		I2S_CLK $\times 4$	100	

**Table 4. Audio Interface Frequencies (continued)**

SAMPLE RATE (kHz)	I2S DATA WORD SIZE (BITS)	I2S_CLK (MHz)	MCLK OUTPUT (MHz)	REGISTER 0x3A[6:4]’b
32	24	1.536	I2S_CLK x1	000
			I2S_CLK x2	001
			I2S_CLK x4	010
44.1		2.117	I2S_CLK x1	001
			I2S_CLK x2	010
			I2S_CLK x4	011
48		2.304	I2S_CLK x1	001
			I2S_CLK x2	010
			I2S_CLK x4	011
96		4.608	I2S_CLK x1	010
			I2S_CLK x2	011
			I2S_CLK x4	100
192	9.216	I2S_CLK x1	011	
		I2S_CLK x2	100	
		I2S_CLK x4	101	
32	32	2.048	I2S_CLK x1	001
			I2S_CLK x2	010
			I2S_CLK x4	011
44.1		2.8224	I2S_CLK x1	001
			I2S_CLK x2	010
			I2S_CLK x4	011
48		3.072	I2S_CLK x1	001
			I2S_CLK x2	010
			I2S_CLK x4	011
96		6.144	I2S_CLK x1	010
			I2S_CLK x2	011
			I2S_CLK x4	100
192	12.288	I2S_CLK x1	011	
		I2S_CLK x2	100	
		I2S_CLK x4	110	

### 7.3.16 AV Mute Prevention

The DS90UB924-Q1 may inadvertently enter the AV MUTE state if the serializer sends video data during blanking period (DE = L) with a specific data pattern (24’h666666). Once the device enters the AV MUTE state, the device mutes both audio and video outputs resulting in a black display screen. Setting the gate DE Register 0x04[4] on the serializer will prevent video signals from being sent during the blanking interval. This will ensure AV MUTE mode is not entered during normal operation.

If unexpected AV MUTE state is seen, it is recommended to verify checking the data path control setting of the paired Serializer. This setting is not accessible from DS90UB924-Q1.

### 7.3.17 OEN Toggling Limitation

OEN must be enabled LVDS outputs after PDB turns to high state and the internal circuit is stabilized. Since OEN function is asynchronous signal to internal digital blocks, repeatedly OEN toggling may result in horizontal pixel shift at the LVDS output. To avoid this, recommend to reset by programming Register 0x01[0] for digital blocks after OEN turns to ON state.

## 7.4 Device Functional Modes

### 7.4.1 Clock and Output Status

When PDB is driven HIGH, the CDR PLL begins locking to the serial input, and LOCK is TRI-STATE or LOW (depending on the value of the OEN setting). After the deserializer completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the LVCMOS and LVDS outputs. The state of the outputs is based on the OEN and OSS\_SEL setting (Table 5) or register bit (Table 8).

Table 5. Output State Table

INPUTS				OUTPUTS			
SERIAL INPUT	PDB	OEN	OSS_SEL	LOCK	PASS	DATA/GPIO/I2S	TxCLKOUT/TxOUT[3:0]
X	L	X	X	Z	Z	Z	Z
X	H	L	L	L or H	L	L	L
X	H	L	H	L or H	Z	Z	Z
Static	H	H	L	L	L	L	L/OSC (Register EN)
Static	H	H	H	L	Previous Status	L	L
Active	H	H	L	L	L	L	L
Active	H	H	H	H	Valid	Valid	Valid

### 7.4.2 FPD-Link (OpenLDI) Input Frame and Color Bit Mapping Select

The DS90UB924-Q1 can be configured to output 24-bit color (RGB888) or 18-bit color (RGB666) with 2 different mapping schemes, shown in Figure 24, or MSBs on TxOUT[3], shown in Figure 25. Each frame corresponds to a single pixel clock (PCLK) cycle. The LVDS clock output from TxCLKOUT± follows a 4:3 duty cycle scheme, with each 28-bit pixel frame starting with two LVDS bit clock periods high, three low, and ending with two high. The mapping scheme is controlled by MAPSEL pin or by Register (Table 8).




Figure 24. 24-bit Color FPD-Link (OpenLDI) Mapping: LSBs on TxOUT3 (MAPSEL=L)




Figure 25. 24-bit Color FPD-Link (OpenLDI) Mapping: MSBs on TxOUT3 (MAPSEL=H)




Figure 26. 18-bit Color FPD-Link (OpenLDI) Mapping (MAPSEL = L)





Figure 27. 18-bit Color FPD-Link (OpenLDI) Mapping (MAPSEL = H)

### 7.4.3 Low Frequency Optimization (LFMODE)

The LFMODE is set via register (Table 8) or by the LFMODE Pin. This mode optimizes device operation for lower input data clock ranges supported by the serializer. If LFMODE is Low (LFMODE=0, default), the TxCLKOUT± PCLK frequency is between 15 MHz and 96 MHz. If LFMODE is High (LFMODE=1), the TxCLKOUT± frequency is between 5 MHz and <15 MHz. Note: when the device LFMODE is changed, a PDB reset is required. When LFMODE is high (LFMODE=1), the line rate relative to the input data rate is multiplied by four. Thus, for the operating range of 5 MHz to <15 MHz, the line rate is 700 Mbps to <2.1 Gbps with an effective data payload of 175 Mbps to 525 Mbps. Note: for Backwards Compatibility Mode (BKWD=1), the line rate relative to the input data rate remains the same.

### 7.4.4 Mode Select (MODE\_SEL)

Device configuration may be done via the MODE\_SEL pin or via register (Table 7). A pullup resistor and a pulldown resistor of suggested values may be used to set the voltage ratio of the MODE\_SEL input (VR4) and VDD33 to select one of the 9 possible selected modes. See Figure 28 and Table 6.



Copyright © 2016, Texas Instruments Incorporated

Figure 28. MODE\_SEL Connection Diagram


Table 6. Configuration Select (MODE\_SEL)

NO.	Ideal Ratio (VR4/VDD33)	Ideal VR4 (V)	Suggested Resistor R3 (kΩ, 1% tol)	Suggested Resistor R4 (kΩ, 1% tol)	REPEAT	BKWD	I2S_B	LCBL
1	0	0	OPEN	40.2	L	L	L	L
2	0.120	0.397	294	40.2	L	L	H	L
3	0.164	0.540	255	49.9	H	L	L	L
4	0.223	0.737	267	76.8	H	L	H	L
5	0.286	0.943	255	102	L	L	L	H
6	0.365	1.205	226	130	L	L	H	H
7	0.446	1.472	205	165	H	L	L	H
8	0.541	1.786	162	191	H	L	H	H
9	0.629	2.075	124	210	L	H	L	L

### 7.4.5 Repeater Configuration


The supported Repeater application provides a mechanism to extend transmission over multiple links to multiple display devices.

For the repeater application, this document refers to the DS90UB927Q-Q1 as the Transmitter (TX), and refers to the DS90UB924-Q1 as the Receiver (RX). Figure 29 shows the maximum configuration supported for Repeater implementations. Two levels of Repeaters are supported with a maximum of three Transmitters per Receiver.



**Figure 29. Maximum Repeater Application**

In a repeater application, the I<sup>2</sup>C interface at each TX and RX is configured to transparently pass I<sup>2</sup>C communications upstream or downstream to any I<sup>2</sup>C device within the system. This includes a mechanism for assigning alternate IDs (Slave Aliases) to downstream devices in the case of duplicate addresses.




Copyright © 2016, Texas Instruments Incorporated

**Figure 30. 1:2 Repeater Configuration**

### 7.4.5.1 Repeater Connections

The Repeater requires the following connections between the Receiver and each Transmitter (Figure 31).

1. Video Data – Connect all FPD-Link (OpenLDI) data and clock pairs
2. I<sup>2</sup>C – Connect SCL and SDA signals. Both signals must be pulled up to V<sub>DD33</sub> or V<sub>DDIO</sub> = 3.0 V to 3.6 V with 4.7-kΩ resistors.
3. Audio (optional) – Connect I2S\_CLK, I2S\_WC, and I2S\_Dx signals.
4. IDx pin – Each Transmitter and Receiver must have a unique I<sup>2</sup>C address.
5. REPEAT & MODE\_SEL pins — All Transmitters and Receivers must be set into Repeater Mode.
6. Interrupt pin – Connect DS90UB924-Q1 INTB\_IN pin to the serializer INTB pin. The signal must be pulled up to V<sub>DDIO</sub> with a 10-kΩ resistor.




Copyright © 2016, Texas Instruments Incorporated

Figure 31. Repeater Connection Diagram

#### 7.4.5.1.1 Repeater Fan-Out Electrical Requirements

Repeater applications requiring fan-out from one DS90UB924-Q1 deserializer to up to three DS90UB927Q-Q1 serializers requires special considerations for routing and termination of the FPD-Link (OpenLDI) differential traces. Figure 32 Details the requirements that must be met for each signal pair:




**Figure 32. FPD-Link (OpenLDI) Fan-Out Electrical Requirements**



## 7.5 Programming

The DS90UB924-Q1 may also be configured by the use of an I<sup>2</sup>C compatible serial control bus. Multiple devices may share the serial control bus (up to 10 device addresses supported). The device address is set via a resistor divider (R1 and R2 — see Figure 33) connected to the IDx pin.



Copyright © 2016, Texas Instruments Incorporated

**Figure 33. Serial Control Bus Connection**


The serial control bus consists of two signals and an address configuration pin. SCL is a Serial Bus Clock Input/Output. SDA is the Serial Bus Data Input/Output signal. Both SCL and SDA signals require an external pullup resistor to  $V_{DD33}$  or  $V_{DDIO} = 3.0\text{ V}$  to  $3.6\text{ V}$ . For most applications, a 4.7-k $\Omega$  pullup resistor to  $V_{DD33}$  is recommended. The signals are either pulled HIGH, or driven LOW.

The IDx pin configures the control interface to one of 10 possible device addresses. A pullup resistor and a pulldown resistor is used to set the appropriate voltage ratio between the IDx input pin ( $V_{R2}$ ) and  $V_{DD33}$ , each ratio corresponding to a specific device address. See Table 8.

**Table 7. Serial Control Bus Addresses for IDx**


NO.	IDEAL RATIO $V_{R2} / V_{DD33}$	IDEAL $V_{R2}$ (V)	SUGGESTED RESISTOR R1 k $\Omega$ (1% tol)	SUGGESTED RESISTOR R2 k $\Omega$ (1% tol)	ADDRESS 7'b	ADDRESS 8'b
1	0	0	OPEN	40.2 or >10	0x2C	0x58
2	0.995	0.302	226	97.6	0x33	0x66
3	1.137	0.345	215	113	0x34	0x68
4	1.282	0.388	200	127	0x35	0x6A
5	1.413	0.428	187	140	0x36	0x6C
6	1.570	0.476	174	158	0x37	0x6E
7	1.707	0.517	154	165	0x38	0x70
8	1.848	0.560	150	191	0x39	0x72
9	1.997	0.605	137	210	0x3A	0x74
10	2.535	0.768	90.9	301	0x3B	0x76

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See [Figure 34](#).



**Figure 34. START and STOP Conditions**

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus LOW. If the address doesn't match the slave address of device, it Not-acknowledges (NACKs) the master by letting SDA be pulled HIGH. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in [Figure 35](#) and a WRITE is shown in [Figure 36](#).



**Figure 35. Serial Control Bus — READ**



**Figure 36. Serial Control Bus — WRITE**

To support I<sup>2</sup>C transactions over the BCC, the I<sup>2</sup>C Master located at the DS90UB924-Q1 deserializer must support I<sup>2</sup>C clock stretching. For more information on I<sup>2</sup>C interface requirements and throughput considerations, refer to [AN-2173 I2C Communication Over FPD-Link III with Bidirectional Control Channel SNLA131](#).

## 7.6 Register Maps

**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup>**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
0	0x00	I2C Device ID	7:1	RW	IDx	Device ID	7-bit address of Deserializer Note: Read-only unless bit 0 is set
			0	RW		ID Setting	I2C ID Setting 0: Device ID is from IDx pin 1: Register I2C Device ID overrides IDx pin
1	0x01	Reset	7:3		0x04		Reserved
			2	RW		BC Enable	Back Channel Enable 0: Disable 1: Enable
			1	RW		Digital RESET1	Reset the entire digital block including registers This bit is self-clearing. 0: Normal operation (default) 1: Reset
			0	RW		Digital RESET0	Reset the entire digital block except registers This bit is self-clearing 0: Normal operation (default) 1: Reset
2	0x02	General Configuration 0	7	RW	0x00	OEN	LVC MOS Output Enable. Self-clearing on loss of LOCK 0: Disable, Tristate Outputs (default) 1: Enable
			6	RW		OEN/OSS_SEL Override	Output Enable and Output Sleep State Select override 0: Disable over-write (default) 1: Enable over-write
			5	RW		Auto Clock Enable	OSC Clock Output. Enable On loss of lock, OSC clock is output onto TxCLK± 0: Disable (default) 1: Enable
			4	RW		OSS_SEL	Output Sleep State Select. Enable Select to control output state during lock low period 0: Disable, Tri-State Outputs (default) 1: Enable
			3	RW		BKWD Override	Backwards Compatibility Mode Override 0: Use MODE_SEL pin (default) 1: Use register bit to set BKWD mode
			2	RW		BKWD Mode	Backwards Compatibility Mode Select 0: Backwards Compatibility Mode disabled (default) 1: Backwards Compatibility Mode enabled
			1	RW		LFMODE Override	Low Frequency Mode Override 0: Use LFMODE pin (default) 1: User register bit to set LFMODE
			0	RW		LFMODE	Low Frequency Mode 0: 15MHz ≤ PCLK ≤ 96MHz (default) 1: 5MHz ≤ PCLK < 15MHz

(1) Addresses not listed are reserved.

(2) Do not alter Reserved fields from their default values.

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1) (2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
3	0x03	General Configuration 1	7	RW	0xF0		Reserved
			6			Back channel CRC Generator Enable 0: Disable 1: Enable (default)	
			5			Failsafe Outputs Failsafe Mode. Determines the pull direction for undriven LVCMOS inputs 0: Pullup 1: Pulldown (default)	
			4			Filter Enable HS, VS, DE two clock filter. When enabled, pulses less than two full PCLK cycles on the DE, HS, and VS inputs will be rejected 0: Filtering disable 1: Filtering enable (default)	
			3			I2C Pass-Through I2C Pass-Through Mode Read/Write transactions matching any entry in the DeviceAlias registers will be passed through to the remote serializer I2C interface. 0: Pass-Through Disabled (default) 1: Pass-Through Enabled	
			2			Auto ACK Automatically Acknowledge I2C transactions independent of the forward channel Lock state. 0: Disable (default) 1: Enable	
			1			DE Gate RGB Gate RGB data with DE signal. RGB data is not gated with DE by default. However, to enable packetized audio in DS90UB924-Q1, this bit must be set. 0: Pass RGB data independent of DE in Backward Compatibility mode or interfacing to DS90UB925 or DS90UB927 1: Gate RGB data with DE in Backward Compatibility mode or interfacing to DS90UB925 or DS90UB927	
			0			Reserved	
4	0x04	BCC Watchdog Control	7:1	RW	0xFE	BCC Watchdog Timer	BCC Watchdog Timer The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time. This field sets the Bidirectional Control Channel Watchdog Timeout value in units of 2 milliseconds. This field must not be set to 0.
			0	RW		BCC Watchdog Disable	Disable Bidirectional Control Channel Watchdog Timer 0: Enable (default) 1: Disable
5	0x05	I2C Control 1	7	RW	0x1E	I2C Pass-All	I2C Pass-Through All Transactions. Pass all local I2C transactions to the remote serializer. 0: Disable (default) 1: Enable
			6:4	RW		I2C SDA Hold	Internal I2C SDA Hold Time This field configures the amount of internal hold time is provided for the SDA input relative to the SCL input. Units are 50ns.
			3:0	RW		I2C Filter Depth	I2C Glitch Filter Depth This field configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 5 nanoseconds.

**Register Maps (continued)****Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
6	0x06	I2C Control 2	7	RW	0x00	Forward Channel Sequence Error	Control Channel Sequence Error Detected Indicates a sequence error has been detected in forward control channel. If this bit is set, an error may have occurred in the control channel operation.
			6	RW		Clear Sequence Error	Clears the Sequence Error Detect bit This bit is not self-clearing.
			5				Reserved
			4:3	RW		SDA Output Delay	SDA Output Delay This field configures output delay on the SDA output. Setting this value will increase output delay in units of 50ns. Nominal output delay values for SCL to SDA are: 00: 250ns (default) 01: 300ns 10: 350ns 11: 400ns
			2	RW		Local Write Disable	Disable Remote Writes to Local Registers through Serializer (Does not affect remote access to I2C slaves) 0: Remote write to local device registers (default) 1: Stop remote write to local device registers
			1	RW		I2C Bus Timer Speedup	Speed up I2C Bus Watchdog Timer 0: Timer expires after approximately 1s (default) 1: Timer expires after approximately 50µs
			0	RW		I2C Bus Timer Disable	Disable I2C Bus Watchdog Timer. When the I2C Watchdog Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 second, the I2C bus is assumed to be free. If SDA is low and no signaling occurs, the device will attempt to clear the bus by driving 9 clocks on SCL
7	0x07	Remote ID	7:1	R	0x00	Remote ID	Remote Serializer ID RW if bit 0 is set
			0	RW		Freeze Device ID	Freeze Serializer Device ID 0: Auto-load Serializer Device ID (default) 1: Prevent auto-loading of Serializer Device ID from the remote device. The ID will be frozen at the value written.
8	0x08	Slave ID[0]	7:1	RW	0x00	Slave Device ID0	7-bit Remote Slave Device ID 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[0], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
9	0x09	Slave ID[1]	7:1	RW	0x00	Slave Device ID1	7-bit Remote Slave Device ID1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[1], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1) (2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
10	0x0A	Slave ID[2]	7:1	RW	0x00	Slave Device ID2	7-bit Remote Slave Device ID2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[2], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
11	0x0B	Slave ID[3]	7:1	RW	0x00	Slave Device ID3	7-bit Remote Slave Device ID3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[3], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
12	0x0C	Slave ID[4]	7:1	RW	0x00	Slave Device ID4	7-bit Remote Slave Device ID4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[4], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
13	0x0D	Slave ID[5]	7:1	RW	0x00	Slave Device ID5	7-bit Remote Slave Device ID5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[5], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
14	0x0E	Slave ID[6]	7:1	RW	0x00	Slave Device ID6	7-bit Remote Slave Device ID6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[6], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
15	0x0F	Slave ID[7]	7:1	RW	0x00	Slave Device ID7	7-bit Remote Slave Device ID 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[7], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
16	0x10	Slave Alias[0]	7:1	RW	0x00	Slave Device Alias 0	7-bit Remote Slave Alias 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[0], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved

## Register Maps (continued)

### Table 8. Serial Control Bus Registers <sup>(1) (2)</sup> (continued)

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
17	0x11	Slave Alias[1]	7:1	RW	0x00	Slave Device Alias 1	7-bit Remote Slave Alias 1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[1], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
18	0x12	Slave Alias[2]	7:1	RW	0x00	Slave Device Alias 2	7-bit Remote Slave Alias 2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[2], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
19	0x13	Slave Alias[3]	7:1	RW	0x00	Slave Device Alias 3	7-bit Remote Slave Alias 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[3], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
20	0x14	Slave Alias[4]	7:1	RW	0x00	Slave Device Alias 4	7-bit Remote Slave Alias 4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[4], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
21	0x15	Slave Alias[5]	7:1	RW	0x00	Slave Device Alias 5	7-bit Remote Slave Alias 5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[5], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
22	0x16	Slave Alias[6]	7:1	RW	0x00	Slave Device Alias 6	7-bit Remote Slave Alias 6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[6], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
23	0x17	Slave Alias[7]	7:1	RW	0x00	Slave Device Alias 7	7-bit Remote Slave Alias 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[7], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1) (2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
24	0x18	Mailbox[0]	7:0	RW	0x00	Mailbox Register 0	Mailbox Register 0 This register may be used to temporarily store temporary data, such as status or multi-master arbitration
25	0x19	Mailbox[1]	7:0	RW	0x01	Mailbox Register 1	Mailbox Register 1 This register may be used to temporarily store temporary data, such as status or multi-master arbitration
27	0x1B	Frequency Counter	7:0	RW	0x00	Frequency Count	Frequency Counter control A write to this register will enable a frequency counter to count the number of pixel clock during a specified time interval. The time interval is equal to the value written multiplied by the oscillator clock period (nominally 50ns). A read of the register returns the number of pixel clock edges seen during the enabled interval. The frequency counter will saturate at 0xff if it reaches the maximum value. The frequency counter will provide a rough estimate of the pixel clock period. If the pixel clock frequency is known, the frequency counter may be used to determine the actual oscillator clock frequency.
28	0x1C	General Status	7:4		0x00		Reserved
			3	R		I2S Locked	I2S Lock Status 0: I2S PLL controller not locked (default) 1: I2S PLL controller locked to input I2S clock
			2	R		CRC Error	CRC Error Detected 0: No CRC errors detected 1: CRC errors detected
			1				Reserved
			0	R		LOCK	Deserializer CDR and PLL Locked to recovered clock frequency 0: Deserializer not Locked (default) 1: Deserializer Locked to recovered clock
29	0x1D	GPIO0 Configuration	7:4	R	0x20	Revision ID	Device Revision ID: 0010: Production Device
			3	RW		GPIO0 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. 0: Output LOW (default) 1: Output HIGH
			2	RW		GPIO0 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.
			1	RW		GPIO0 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPIO0 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation



**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
30	0x1E	GPIO1 and GPIO2 Configuration	7	RW	0x00	GPIO2 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. 0: Output LOW (default) 1: Output HIGH
			6	RW		GPIO2 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.
			5	RW		GPIO2 Direction	Local GPIO Direction 0: Output (default) 1: Input
			4	RW		GPIO2 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			3	RW		GPIO1 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. 0: Output LOW (default) 1: Output HIGH
			2	RW		GPIO1 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.
			1	RW		GPIO1 Direction	Local GPIO Direction 1: Input 0: Output
			0	RW		GPIO1 Enable	GPIO function enable 1: Enable GPIO operation 0: Enable normal operation
31	0x1F	GPIO3 Configuration	7:4		0x00		Reserved
			3	RW		GPIO3 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. 0: Output LOW (default) 1: Output HIGH
			2	RW		GPIO3 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.
			1	RW		GPIO3 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPIO3 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1) (2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
32	0x20	GPIO_REG5 and GPIO_REG6 Configuration	7	RW	0x00	GPIO_REG 6 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output. 0: Output LOW (default) 1: Output HIGH
			6				Reserved
			5	RW		GPIO_REG 6 Direction	Local GPIO Direction 0: Output (default) 1: Input
			4	RW		GPIO_REG 6 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			3	RW		GPIO_REG 5 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output. 0: Output LOW (default) 1: Output HIGH
			2				Reserved
			1	RW		GPIO_REG 5 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPIO_REG 5 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
33	0x21	GPIO_REG7 and GPIO_REG8 Configuration	7	RW	0x00	GPIO_REG 8 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output. 0: Output LOW (default) 1: Output HIGH
			6				Reserved
			5	RW		GPIO_REG 8 Direction	Local GPIO Direction 0: Output (default) 1: Input
			4	RW		GPIO_REG 8 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			3	RW		GPIO_REG 7 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output. 0: Output LOW (default) 1: Output HIGH
			2				Reserved
			1	RW		GPIO_REG 7 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPO_REG 7 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation

## Register Maps (continued)

### Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
34	0x22	Data Path Control	7	RW	0x00	Override FC Configuration	Override Configuration Loaded by Forward Channel 0: Allow forward channel loading of this register (default) 1: Disable loading of this register from the forward channel, keeping locally written values intact Bits [6:0] are RW if this bit is set
			6			Reserved	
			5	RW		DE Polarity	This bit indicates the polarity of the DE (Data Enable) signal. 0: DE is positive (active high, idle low) (default) 1: DE is inverted (active low, idle high)
			4	RW		I2S Repeater Regen	Regenerate I2S Data From Repeater I2S Pins 0: Output packetized audio on RGB video output pins. (default) 1: Do not output packaged audio data on RGB video output pins.
			3	RW		I2S Channel B Enable Override	I2S Channel B Override 0: Set I2S Channel B Disabled (default) 1: Set I2S Channel B Enable from register
			2	RW		18-bit Video Select	Video Color Depth Mode 0: Select 24-bit video mode (default) 1: Select 18-bit video mode
			1	RW		I2S Transport Select	Select I2S Transport Mode 0: Enable I2S Data Island Transport (default) 1: Enable I2S Data Forward Channel Frame Transport
			0	RW		I2S Channel B Enable	I2S Channel B Enable 0: I2S Channel B disabled (default) 1: Enable I2S Channel B
35	0x23	Rx Mode Status	7		0x10		Reserved
			6:4			Reserved	
			3	RW		LFMODE Status	Low Frequency Mode (LFMODE) pin status 0: $15 \leq \text{TxCLKOUT} \leq 96\text{MHz}$ (default) 1: $5 \leq \text{TxCLKOUT} < 15\text{MHz}$
			2	RW		REPEAT Status	Repeater Mode (REPEAT) pin Status 0: Non-repeater (default) 1: Repeater
			1	RW		BKWD Status	Backward Compatible Mode (BKWD) Status 0: Compatible to DS90UB925/7Q (default) 1: Backward compatible to DS90UR905/7Q
			0	RW		I2S Channel B Status	I2S Channel B Mode (I2S_DB) Status 0: I2S_DB inactive (default) 1: I2S_DB active
36	0x24	BIST Control	7:4		0x08		Reserved
			3	RW		BIST Pin Config	BIST Pin Configuration 0: BIST enabled from register 1: BIST enabled from pin (default)
			2:1	RW		OSC Clock Source	Internal OSC clock select for Functional Mode or BIST. Functional Mode when PCLK is not present and $0x03[1]=1$ . 00: 33 MHz Oscillator (default) 01: 33 MHz Oscillator Note: In LFMODE=1, the internal oscillator is 12.5MHz
			0	RW		BIST Enable	BIST Control 0: Disabled (default) 1: Enabled

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
37	0x25	BIST Error	7:0	R	0x00	BIST Error Count	Errors Detected During BIST Records the number (up to 255) of forward-channel errors detected during BIST. The value stored in this register is only valid after BIST terminates (BISTEN = 0). Resets on PDB = 0 or start of another BIST (BISTEN = 1).
38	0x26	SCL High Time	7:0	RW	0x83	SCL High Time	I2C Master SCL High Time This field configures the high pulse width of the SCL output when the deserializer is the Master on the local I2C bus. Units are 50 ns for the nominal oscillator clock frequency.
39	0x27	SCL Low Time	7:0	RW	0x84	SCL Low Time	I2C SCL Low Time This field configures the low pulse width of the SCL output when the deserializer is the Master on the local I2C bus. This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 50 ns for the nominal oscillator clock frequency.
40	0x28	Data Path Control 2	7	RW	0x00	Block I2S Auto Config	Override Forward Channel Configuration 0: Enable forward-channel loading of this register 1: Disable loading of this register from the forward channel, keeping local values intact
			6:4			Reserved	
			3	RW		Aux I2S Enable	Auxiliary I2S Channel Enable 0: Normal GPIO[1:0] operation 1: Enable Aux I2S channel on GPIO1 (AUX word select) and GPIO0 (AUX data)
			2	RW		I2S Disable	Disable All I2S Outputs 0: I2S Outputs Enabled (default) 1: I2S Outputs Disabled
			1			Reserved	
			0	RW		I2S Surround	Enable 5.1- or 7.1-channel I2S audio transport 0: 2-channel or 4-channel I2S audio is enabled as configured in register or MODE_SEL (default) 1: 5.1- or 7.1-channel audio is enabled Note that I2S Data Island Transport is the only option for surround audio. Also note that in a repeater, this bit may be overridden by the in-band I2S mode detection.

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
41	0x29	FRC Control	7	RW	0x00	Timing Mode Select	Select Display Timing Mode 0: DE only Mode (default) 1: Sync Mode (VS,HS)
			6	RW		HS Polarity	Horizontal Sync Polarity Select 0: Active High (default) 1: Active Low
			5	RW		VS Polarity	Vertical Sync Polarity Select 0: Active High (default) 1: Active Low
			4	RW		DE Polarity	Data Enable Sync Polarity Select 0: Active High (default) 1: Active Low
			3	RW		FRC2 Enable	FRC2 Enable 0: FRC2 disable (default) 1: FRC2 enable
			2	RW		FRC1 Enable	FRC1 Enable 0: FRC1 disable (default) 1: FRC1 enable
			1	RW		Hi-FRC2 Enable	Hi-FRC2 Enable 0: Hi-FRC2 enable (default) 1: Hi-FRC2 disable
			0	RW		Hi-FRC1 Enable	Hi-FRC1 Enable 0: Hi-FRC1 enable (default) 1: Hi-FRC1 disable
43	0x2B	I2S Control	7	RW	0x00	I2S PLL Override	Override I2S PLL 0: PLL override disabled (default) 1: PLL override enabled
			6	RW		I2S PLL Enable	Enable I2S PLL 0: I2S PLL is on for I2S data jitter cleaning (default) 1: I2S PLL is off. No jitter cleaning
			5:1				Reserved
			0	RW		I2S Clock Edge	I2S Clock Edge Select 0: I2S Data is strobed on the Falling Clock Edge (default) 1: I2S Data is strobed on the Rising Clock Edge
53	0x35	AEQ Control	7		0x00		Reserved
			6	RW		AEQ Restart	Restart AEQ adaptation from initial (Floor) values 0: Normal operation (default) 1: Restart AEQ adaptation Note: This bit is not self-clearing. It must be set, then reset.
			5	RW		LCBL Override	Override LCBL Mode Set by MODE_SEL 0: LCBL controlled by MODE_SEL pin 1: LCBL controlled by register
			4	RW		LCBL	Set LCBL Mode 0: LCBL Mode disabled 1: LCBL Mode enabled. AEQ Floor value is controlled from Adaptive EQ MIN/MAX register
			3:0				Reserved
57	0x39	PG Internal Clock Enable	7:2		0x00		Reserved
			1	RW		PG INT CLK	Enable Pattern Generator Internal Clock This bit must be set to use the Pattern Generator Internal Clock Generation 0: Pattern Generator with external PCLK 1: Pattern Generator with internal PCLK See TI Application Note <a href="#">AN-2198</a> for details
			0				Reserved

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
58	0x3A	I2S DIVSEL	7	RW	0x00	MCLK Div Override	Override MCLK Divider Setting 0: No override for MCLK divider (default) 1: Override divider select for MCLK
			6:4	RW		MCLK Div	See <a href="#">Table 4</a>
			3:0				Reserved
59	0x3B	Adaptive EQ Status	7:6	R			Reserved
			5:0	R		EQ Status	Equalizer Status Current equalizer level set by AEQ or Override Register
65	0x41	Link Error Count	7:5		0x03		Reserved
			4	RW		Link Error Count Enable	Enable serial link data integrity error count. 1: Enable error count 0: Disable
			3:0	RW		Link Error Count	Link error count threshold. Counter is pixel clock based. CLK0, CLK1, and DCA are monitored for link errors. If error count is enabled, Deserializer will lose lock once error count reaches threshold. If disabled, Deserializer will lose lock with one error. Video, audio, GPIO, and I2C data bits are not checked for errors.
68	0x44	Adaptive Equalizer Bypass	7:5	RW	0x60	EQ Stage 1 Select Value	EQ Stage 1 select value. Used if adaptive EQ is bypassed. Used if adaptive EQ is bypassed.
			4				Reserved
			3:1	RW		EQ Stage 2 Select Value	EQ Stage 2 select value. Used if adaptive EQ is bypassed. Used if adaptive EQ is bypassed.
			0	RW		Adaptive EQ Bypass	Bypass Adaptive EQ Overrides Adaptive EQ search and sets the EQ to the static value configured in this register 0: Enable adaptive EQ (default) 1: Disable adaptive EQ (to write EQ select values)
69	0x45	Adaptive EQ MIN/MAX	7:4	RW	0x88		Reserved
			3:0	RW		Adaptive EQ Floor	Adaptive Equalizer Floor Value Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL
73	0x49	Map Select	7	R	0x00	MAPSEL Pin Status	Returns Status of MAPSEL pin
			6	RW		MAPSEL Override	Map Select (MAPSEL) Setting Override 0: MAPSEL set from pin 1: MAPSEL set from register
			5	RW		MAPSEL	Map Select (MAPSEL) Setting 0: LSBs on TxOUT3± 1: MSBs on TxOUT3±
			4:0				Reserved
75	0x4B	LVDS Driver Setting	7:2		0x08		Reserved
			1:0	RW		LVDS V <sub>OD</sub> Control	00: 400mV differential (default) 01: 600mV differential
86	0x56	Loop-Through Driver	7:4		0x08		Reserved
			3	RW		Loop-Through Driver Enable	Enable CML Loop-Through Driver (CMLOUTP/CMLOUTN) 0: Enable 1: Disable (default)
			2:0				Reserved

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
100	0x64	Pattern Generator Control	7:4	RW	0x10	Pattern Generator Select	Fixed Pattern Select Selects the pattern to output when in Fixed Pattern Mode. Scaled patterns are evenly distributed across the horizontal or vertical active regions. This field is ignored when Auto-Scrolling Mode is enabled. xxxx: normal/inverted 0000: Checkerboard 0001: White/Black (default) 0010: Black/White 0011: Red/Cyan 0100: Green/Magenta 0101: Blue/Yellow 0110: Horizontal Black-White/White-Black 0111: Horizontal Black-Red/White-Cyan 1000: Horizontal Black-Green/White-Magenta 1001: Horizontal Black-Blue/White-Yellow 1010: Vertical Black-White/White— Black 1011: Vertically Scaled Black to Red/White to Cyan 1100: Vertical Black-Green/White-Magenta 1101: Vertical Black-Blue/White-Yellow 1110: Custom color (or its inversion) configured in PGRS, PGGS, PGBS registers 1111: VCOM See TI App Note <a href="#">AN-2198</a>
			3				<b>Reserved</b>
			2	RW		Color Bars Pattern	Enable Color Bars Pattern 0: Color Bars disabled (default) 1: Color Bars enabled Overrides the selection from bits [7:4]
			1	RW		VCOM Pattern Reverse	Reverse order of color bands in VCOM pattern 0: Color sequence from top left is (YCBR) (default) 1: Color sequence from top left is (RBCY)
			0	RW		Pattern Generator Enable	Pattern Generator Enable 0: Disable Pattern Generator (default) 1: Enable Pattern Generator See TI App Note <a href="#">AN-2198</a>

**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
101	0x65	Pattern Generator Configuration	7		0x00		Reserved
			6	RW		Checkerboard Scale	Scale Checkerboard Patterns: 0: Normal operation (each square is 1x1 pixel) (default) 1: Scale checkered patterns (VCOM and checkerboard) by 8 (each square is 8x8 pixels) Setting this bit gives better visibility of the checkered patterns.
			5	RW		Custom Checkerboard	Use Custom Checkerboard Color 0: Use white and black in the Checkerboard pattern (default) 1: Use the Custom Color and black in the Checkerboard pattern
			4	RW		PG 18-bit Mode	18-bit Mode Select: 0: Enable 24-bit pattern generation. Scaled patterns use 256 levels of brightness. (default) 1: Enable 18-bit color pattern generation. Scaled patterns will have 64 levels of brightness and the R, G, and B outputs use the six most significant color bits.
			3	RW		External Clock	Select External Clock Source: 0: Selects the internal divided clock when using internal timing (default) 1: Selects the external pixel clock when using internal timing. This bit has no effect in external timing mode (PATGEN_TSEL = 0).
			2	RW		Timing Select	Timing Select Control: 0: the Pattern Generator uses external video timing from the pixel clock, Data Enable, Horizontal Sync, and Vertical Sync signals. (default) 1: The Pattern Generator creates its own video timing as configured in the Pattern Generator Total Frame Size, Active Frame Size, Horizontal Sync Width, Vertical Sync Width, Horizontal Back Porch, Vertical Back Porch, and Sync Configuration registers.
			1	RW		Color Invert	Enable Inverted Color Patterns: 0: Do not invert the color output. (default) 1: Invert the color output.
			0	RW		Auto Scroll	Auto Scroll Enable: 0: The Pattern Generator retains the current pattern. (default) 1: The Pattern Generator will automatically move to the next enabled pattern after the number of frames specified in the Pattern Generator Frame Time (PGFT) register. See TI App Note <a href="#">AN-2198</a>
102	0x66	PGIA	7:0	RW	0x00	PG Indirect Address	This 8-bit field sets the indirect address for accesses to indirectly-mapped registers. It must be written prior to reading or writing the Pattern Generator Indirect Data register. See TI App Note <a href="#">AN-2198</a>
103	0x67	PGID	7:0	RW	0x00	PG Indirect Data	When writing to indirect registers, this register contains the data to be written. When reading from indirect registers, this register contains the read back value. See TI App Note <a href="#">AN-2198</a> <a href="#">AN-2198</a>



**Register Maps (continued)**
**Table 8. Serial Control Bus Registers <sup>(1)</sup> <sup>(2)</sup> (continued)**

ADD (dec)	ADD (hex)	Register Name	Bit	Register Type	Default (hex)	Function	Description
110	0x6E	GPI Pin Status 1	7	R	0x00	GPI7 Pin Status	GPI7 Pin Status. Readable when REG_GPIO7 is set as an input.
			6	R		GPI6 Pin Status	GPI6 Pin Status. Readable when REG_GPIO6 is set as an input.
			5	R		GPI5 Pin Status	GPI5 Pin Status. Readable when REG_GPIO5 is set as an input.
			4				Reserved
			3	R		GPI3 Pin Status	GPI3 Pin Status. Readable when GPIO3 is set as an input.
			2	R		GPI2 Pin Status	GPI2 Pin Status. Readable when GPIO2 is set as an input.
			1	R		GPI1 Pin Status	GPI1 Pin Status. Readable when GPIO1 is set as an input.
			0	R		GPI0 Pin Status	GPI0 Pin Status. Readable when GPIO0 is set as an input.
111	0x6F	GPI Pin Status 2	7:1		0x00		Reserved
			0	R		GPI8 Pin Status	GPI8 Pin Status. Readable when REG_GPIO8 is set as an input.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

### 8.1 Application Information


The DS90UB924-Q1 deserializer, in conjunction with a DS90UB921-Q1, DS90UB925Q-Q1 or DS90UB927Q-Q1 serializer, provides a solution for distribution of digital video and audio within automotive infotainment systems. It converts a high-speed serialized interface with an embedded clock, delivered over a single signal pair (FPD-Link III), to four LVDS data/control streams, one LVDS clock pair (FPD-Link (OpenLDI)), and I2S audio data. The serial bus scheme, FPD-Link III, supports high-speed forward channel data transmission, and low-speed full duplex back channel communication over a single differential link. Consolidation of audio, video data, and control over a single differential pair reduces the interconnect size and weight, while also eliminating skew issues and simplifying system design.

### 8.2 Typical Application

Figure 37 shows a typical application of the DS90UB924-Q1 deserializer for an 96 MHz 24-bit color display application. Inputs utilize 0.1- $\mu$ F coupling capacitors to the line, and the deserializer provides internal termination. The voltage rating of the coupling capacitors must be  $\geq 50$  V and must use a small body capacitor size, such as 0402 or 0602, to help ensure good signal integrity. The FPD-Link (OpenLDI) LVDS differential outputs require 100- $\Omega$  termination resistors at the receiving device or display.

Bypass capacitors must be placed near the power supply pins. At a minimum, three 4.7- $\mu$ F capacitors, one placed at each power supply pin, are required for local device bypassing. If additional bypass capacitors are used, place the smaller value components closer to the pin. Ferrite beads are required on the two supplies ( $V_{DD33}$  and  $V_{DDIO}$ ) for effective noise suppression. Connect pins  $V_{DD33\_A}$  and  $V_{DD33\_B}$  directly to ensure ESD performance. The interface to the display is FPD-Link (OpenLDI) LVDS. The  $V_{DDIO}$  pin may be connected to 3.3 V or 1.8 V. Place a delay capacitor ( $>10$   $\mu$ F) and pullup resistor (10 k $\Omega$ ) on the PDB signal to delay the enabling of the device until power is stable.


Typical Application (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 37. Typical Connection Diagram

Typical Application (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 38. Typical Display System Diagram

8.2.1 Design Requirements

For the typical design application, use the following as input parameters:

Table 9. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
VDDIO	1.8 V or 3.3 V
VDD33	3.3 V
AC Coupling Capacitor for RIN±	330nF for RIN+, 250nF for RIN- (Single-ended) 100 nF for RIN+/- (Differential)
PCLK Frequency	96 MHz

8.2.2 Detailed Design Procedure

8.2.2.1 Transmission Media


The DS90UB927Q-Q1/DS90UB921-Q1/DS90UB925Q-Q1 and DS90UB924-Q1 chipset is intended to be used in a point-to-point configuration through a shielded twisted pair cable. The serializer and deserializer provide internal termination to minimize impedance discontinuities. The interconnect (cable and connector) between the serializer and deserializer must have a differential impedance of 100 Ω. The maximum length of cable that can be used is dependant on the quality of the cable (gauge, impedance), connector, board (discontinuities, power plane), the electrical environment (for example, power stability, ground noise, input clock jitter, PCLK frequency, and so forth.) and the application environment.

The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential eye opening of the serial data stream. The Receiver CML Monitor Driver Output Specifications define the acceptable data eye opening width and eye opening height. use a differential probe to measure across the termination resistor at the CMLOUTP/CMLOUTN pins.

### 8.2.2.2 Display Application

The DS90UB924-Q1, in conjunction with the DS90UB921-Q1, is intended for interfacing with a host (graphics processor) and a display supporting 24-bit color depth (RGB888) and high-definition (720p) digital video format. It can receive an 8-bit RGB stream with a pixel clock rate up to 96 MHz together with three control bits (VS, HS, and DE) and four I2S audio streams.

### 8.2.3 Application Curves



**Figure 39. 96 MHz TxCLKOUT<sub>±</sub> and TxOUT0<sub>±</sub> Data Output**

**Figure 40. CMLOUT of Deserializer from 96 MHz Input Clock**


## 9 Power Supply Recommendations

### 9.1 Power Up Requirements and PDB Pin

When VDDIO and VDD33 are powered separately, the VDDIO supply (1.8V or 3.3V) should ramp 100us before the other supply, VDD33. If VDDIO is tied with VDD33, both supplies may ramp at the same time. The VDDs (VDD33 and VDDIO) supply ramp should be faster than 1.5 ms with a monotonic rise. If the PDB pin is not controlled by a microcontroller, a large capacitor on the pin is needed to ensure PDB arrives after all the VDDs have settled to the recommended operating voltage. When PDB pin is pulled to VDDIO = 3.0V to 3.6V or VDD33, it is recommended to use a 10 kΩ pull-up and a >10 uF cap to GND to delay the PDB input signal.

A minimum low pulse of 2ms is required when toggling the PDB pin to perform a hard reset.

All inputs must not be driven until VDD33 and VDDIO has reached its steady state value.

**Power Up Requirements and PDB Pin (continued)**


(\*) It is recommended to assert PDB (active High) with a microcontroller rather than an RC filter network to help ensure proper sequencing of PDB pin after settling of power supplies.

**Figure 41. Power Sequence**
**Table 10. Power-Up Sequencing Constraints**

Symbol	Description	Test Conditions	Min	Typ	Max	Units
VDDIO	VDDIO voltage range		3.0		3.6	V
			1.71		1.89	V
VDD33	VDD33 voltage range		3.0		3.6	V
$V_{PDB\_LOW}$	PDB LOW threshold Note: $V_{PDB}$ must not exceed limit for respective I/O voltage before 90% voltage of VDD33	VDDIO = 3.3V ± 10%	0.8			V
$V_{PDB\_HIGH}$	PDB HIGH threshold	VDDIO = 3.3V ± 10%			2.0	V
$t_0$	VDDIO rise time	These time constants are specified for rise time of power supply voltage ramp (10% - 90%)	0.05		1.5	ms
$t_3$	VDD33 rise time	These time constants are specified for rise time of power supply voltage ramp (10% - 90%)	0.05		1.5	ms
$t_1$	VDD33 delay time	$V_{IL}$ of rising edge (VDDIO) to $V_{IL}$ of rising edge (VDD33) The power supplies may be ramped simultaneously. If sequenced, VDDIO must be first.	0			ms
$t_4$	Startup time	The part is powered up after the startup time has elapsed from the moment PDB goes HIGH. Local I2C is available to read/write 948/940 registers after this time.			1	ms

## 9.2 Analog Power Signal Routing

All power inputs must be tied to the main VDD source (for example, battery), unless the user wishes to power it from another source. (that is, external LDO output).

The analog VDD inputs power the internal bias and error amplifiers, so they must be tied to the main VDD. The analog VDD inputs must have an input voltage between 2.8 V and 5.5 V, as specified in the [Recommended Operating Conditions](#) table earlier in the datasheet.

The other VINs (VINLDO1, VINLDO2) can have inputs lower than 2.8 V, as long as the input is higher than the programmed output (0.3 V).

The analog and digital grounds must be tied together outside of the chip to reduce noise coupling.

## 10 Layout

### 10.1 Layout Guidelines

Circuit board layout and stack-up for the LVDS serializer and deserializer devices must be designed to provide low-noise power to the device. Good layout practice also separates high frequency or high-level inputs and outputs to minimize unwanted stray noise, feedback, and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mil) for power / ground sandwiches. This arrangement utilizes the plane capacitance for the PCB power system and has low inductance, which has proven effectiveness especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors must include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01  $\mu\text{F}$  to 10  $\mu\text{F}$ . Tantalum capacitors may be in the 2.2  $\mu\text{F}$  to 10  $\mu\text{F}$  range. The voltage rating of the capacitors must be at least 5X the power supply voltage being used.

TI recommends MLCC surface mount capacitors due to their smaller parasitic properties. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. TI recommends a large bulk capacitor typically in the 50  $\mu\text{F}$  to 100  $\mu\text{F}$  range at the point of power entry, which smooths low frequency switching noise. Connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor increases the inductance of the path. TI recommends a small body size X7R chip capacitor, such as 0603 or 0805, for external bypass. Because a small body sized capacitor has less inductance. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 MHz to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs. This device requires only one common ground plane to connect all device related ground pins.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely coupled differential lines of 100  $\Omega$  are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common mode and thus is rejected by the receivers. The tightly coupled lines also radiate less.

At least 9 thermal vias are necessary from the device center DAP to the ground plane. They connect the device ground to the PCB ground plane, as well as conduct heat from the exposed pad of the package to the PCB ground plane. More information on the WQFN package, including PCB design and manufacturing requirements, is provided in *AN-1187 Leadless Leadframe Package (LLP)* ([AN-2198](#)).

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown below:

## Layout Guidelines (continued)

**Table 11. No Pullback WQFN Stencil Aperture Summary**

DEVICE	PIN COUNT	MKT Dwg	PCB I/O Pad Size (mm)	PCB PITCH (mm)	PCB DAP SIZE (mm)	STENCIL I/O APERTURE (mm)	STENCIL DAP Aperture (mm)	NUMBER of DAP APERTURE OPENINGS
DS90UB924-Q1	48	RHS0048A	0.25 x 0.4	0.5	5.1 x 5.1	0.25 x 0.6	5.1 x 5.1	1

Figure 42 shows the PCB layout example derived from the layout design of the DS90UB924QEVM evaluation board. The graphic and layout description are used to determine both proper routing and proper solder techniques when designing the Serializer board.

### 10.1.1 CML Interconnect Guidelines

See **Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines** (SNLA008) and **Application Note 905 Transmission Line RAPIDESIGNER Operation and Applications Guide** (SNLA035) for full details.

- Use 100  $\Omega$  coupled differential pairs
- Use the S/2S/3S rule in spacings
  - – S = space between the pair
  - – 2S = space between pairs
  - – 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500 Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the *LVDS Owner's Manual* (SNLA187).



## 10.2 Layout Example




Figure 42. DS90UB924-Q1 Deserializer Example Layout




Figure 43. 48-Pin WQFN Stencil Example of Via and Opening Placement

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- *AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines*, [SNLA008](#)
- *AN-905 Transmission Line RAPIDESIGNER Operation and Applications Guide*, [SNLA035](#)
- *AN-1187 Leadless Leadframe Package (LLP)*, [SNOA401](#)
- *LVDS Owner's Manual*, [SNLA187](#)
- *AN-2173 I2C Communication Over FPD-Link III with Bidirectional Control Channel*, [SNLA131](#)

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90UB924TRHSRQ1	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB924Q	<a href="#">Samples</a>
DS90UB924TRHSTQ1	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB924Q	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





4214990/B 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:12X



**SOLDER MASK DETAILS**

4214990/B 04/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49  
 68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:15X

4214990/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated