



ABSTRACT

This user's guide describes the characteristics, operation, and use of the TPS2116 low I_Q power MUX Evaluation Module (EVM). This document contains the complete EVM schematic diagram, printed-circuit board layouts, bill of materials, and necessary instructions on how to properly operate the EVM.

Table of Contents

1 Introduction	2
1.1 Description.....	2
1.2 Features.....	2
2 Electrical Performance	2
3 TPS2116EVM Configurations	3
4 Schematic	4
5 PCB Layout	5
6 Test Setup	6
6.1 TPS2116EVM Test Equipment.....	6
6.2 Setting up the TPS2116EVM.....	6
7 Test Configuration	6
8 Bill of Materials (BOM)	7
Revision History	8

List of Figures

Figure 4-1. TPS2116EVM Schematic.....	4
Figure 5-1. TPS2116 Top Layer.....	5
Figure 5-2. TPS2116 Bottom Layer.....	5
Figure 7-1. TPS2116 Setup With Test Equipment.....	6

List of Tables

Table 1-1. TPS2116 Modes of Operation.....	2
Table 3-1. TPS2116 Input and Output Connector Functionality.....	3
Table 3-2. TPS2116 Test Point Description.....	3
Table 3-3. TPS2116 Jumper Description.....	3
Table 6-1. Default Jumper Settings.....	6
Table 8-1. TPS2116EVM BOM.....	7

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TPS2116EVM is an evaluation module for the TPS2116 low I_Q power multiplexer. The TPS2116 is a dual-input, single-output device that can be configured for automatic or manual switchover. The low quiescent current makes the TPS2116 ideal for systems with a battery supply as an input to extend the life of the battery when in use.

1.1 Description

The TPS2116EVM is a two layer PCB that enables the evaluation of the TPS2116 low IQ power multiplexer. This EVM contains multiple jumpers to configure the different modes of operation of the TPS2116. [Table 1-1](#) lists the different modes of operation.

For additional details on power multiplexers, and the data sheet, see [Power muxes](#) on TI.com.

Table 1-1. TPS2116 Modes of Operation

EVM	Device	Modes of Operation	V _{OUT} Range	I _{OUT} MAX
TPS2116EVM	TPS2116	<ul style="list-style-type: none"> • Priority • Manual 	1.6 V–5.5 V	2.5 A

1.2 Features

This EVM has the following features:

- 1.6 V–5.5 V voltage range for each input
- Multiple configurations for different modes of operation
- Various onboard loading conditions
- Test points on every pin of the TPS2116 for easy evaluation

2 Electrical Performance

See the TPS2116 data sheet for detailed characteristics.

3 TPS2116EVM Configurations

This section provides an overview of the TPS2116 evaluation board connector and jumpers. [Table 3-1](#) describes the input and output connectors and jumpers. [Table 3-2](#) describes the different test points and functionality. [Table 3-3](#) describes the jumper functionality and configurations.

Table 3-1. TPS2116 Input and Output Connector Functionality

Input	Connector and Test Point	Label	Description
VIN1	J1	VIN1+	VIN1 Input connector
	TP1	VIN1	VIN1 input test point
	TP2	VIN1 SENSE	VIN1 SENSE test point
VIN2	J3	VIN2+	VIN2 Input connector
	TP3	VIN2	VIN2 input test point
	TP4	VIN2 SENSE	VIN2 SENSE test point
VOUT	J4	VOUT+	VOUT output connector
	TP5	VOUT SENSE	VOUT SENSE test point
	TP6	VOUT	VOUT output test point
GND	J2	GND	GND connector for inputs
	J5	GND	GND connector for output
	TP10, TP11, TP12, TP13	GND	Test point for GND

Table 3-2. TPS2116 Test Point Description

Input	Test point	Label	Description
VOUT	TP7	ST	Output status pin test point
VIN1	TP8	PR1	Priority test point for VIN1
	TP9	MODE	Mode pin test point

Table 3-3. TPS2116 Jumper Description

Input	Jumper	Label	Description
VIN1	JP1, JP2, JP3	1.8 V, 3.3 V, 5 V	Configures voltage divider for priority operation
	JP4	JP4	Configures mode of operation <ul style="list-style-type: none"> Position 1 and 2 sets MODE high for priority/manual mode
VOUT	JP5	JP5	Sets hysteresis <ul style="list-style-type: none"> Position 1 and 2 disables hysteresis Position 2 and 3 enables hysteresis
	JP6	JP6	1- μ F output capacitor
	JP7	JP7	10- μ F output capacitor
	JP8	JP8	100- μ F output capacitor
	JP9	JP9	10- Ω output resistor

4 Schematic

Figure 4-1 illustrates the TPS2116EVM schematic.




Figure 4-1. TPS2116EVM Schematic

5 PCB Layout

Figure 5-1 and Figure 5-2 show the TPS2116EVM PCB layout images.




Figure 5-1. TPS2116 Top Layer




Figure 5-2. TPS2116 Bottom Layer

6 Test Setup

This chapter describes the default jumper test setup for the evaluation of the TPS2116 using the evaluation module.

6.1 TPS2116EVM Test Equipment

Read the TPS2116 data sheet before using the EVM.

The following test equipment is recommended:

- Two adjustable power supplies, 0 V–6 V at 2.5 A maximum
- Oscilloscope
- A passive or active load

6.2 Setting up the TPS2116EVM

Make sure the TPS2116EVM has the default jumper settings described in [Table 6-1](#).

Table 6-1. Default Jumper Settings

Jumper	Description	Position
JP3	Sets voltage divider for PR1	Install
JP6	1- μ F	Install
JP9	10 Ω	Install
JP4	MODE	Position 1 and 2
JP5	ST	Postition 2 and 3

7 Test Configuration

[Figure 7-1](#) shows the test equipment setup for the TPS2116EVM.




Figure 7-1. TPS2116 Setup With Test Equipment

8 Bill of Materials (BOM)

Table 8-1 lists the TPS2116EVM BOM.

Table 8-1. TPS2116EVM BOM

Designator	QTY	Value	Description	Package Reference	Part Number	Manufacturer
IPCB	1		Printed Circuit Board		PSIL122	Any
C1, C4, C10	3	100uF	CAP, CERM, 100 uF, 16 V, ±20%, X5R, 1210	1210	C1210C107M4PAC7800	Kemet
C2, C5, C9	3	10uF	CAP, CERM, 10 µF, 20 V, ±10%, X5R, 0805	0805	GRM21BR61D106KE15L	MuRata
C3, C6	2	0.1uF	CAP, CERM, 0.1 uF, 25 V, ±10%, X7R, 0603	0603	06033C104KAT2A	AVX
C7	1	0.1uF	CAP, CERM, 0.1 uF, 25 V, ±5%, X7R, 0805	0805	08053C104JAT2A	AVX
C8	1	1uF	CAP, CERM, 1 uF, 50 V, ±10%, X7R, 0805	0805	C0805C105K5RACTU	Kemet
FID1, FID2, FID3	3		Fiducial mark. There is nothing to buy or mount.	N/A	N/A	N/A
H9, H10, H11, H12	4		Bumpon, Hemisphere, 0.44 X 0.20, Clear	Transparent Bumpon	SJ-5303 (CLEAR)	3M
J1, J3, J4	3		Standard Banana Jack, insulated, 10A, red	571-0500	571-0500	DEM Manufacturing
J2, J5	2		Standard Banana Jack, insulated, 10A, black	571-0100	571-0100	DEM Manufacturing
JP1, JP2, JP3, JP6, JP7, JP8, JP9	7		Header, 100mil, 2x1, Tin, TH	Header, 2 PIN, 100mil, Tin	PEC02SAAN	Sullins Connector Solutions
JP4, JP5	2		Header, 100mil, 3x1, TH	Header, 3x1, 100mil, TH	800-10-003-10-001000	Mill-Max
R1	1	2.80k	RES, 2.80 k, 1%, 0.125 W, 0805	0805	CRCW08052K80FKEA	Vishay-Dale
R2	1	9.53k	RES, 9.53 k, 1%, 0.125 W, AEC-Q200 Grade 0, 0805	0805	ERJ-6ENF9531V	Panasonic
R3	1	16.9k	RES, 16.9 k, 1%, 0.125 W, 0805	0805	CRCW080516K9FKEA	Vishay-Dale
R4	1	5.00k	RES, 5.00 k, 0.1%, 0.2 W, 0805	0805	PNM0805E5001BST5	Vishay Thin Film
R5	1	10.0k	RES, 10.0 k, 0.5%, 0.1 W, 0603	0603	RT0603DRE0710KL	Yageo America
R6	1	10.0	RES, 10.0, 1%, 16 W, 2512	2512	CPA2512Q10R0FS-T10	Susumu Co Ltd
SH-J1, SH-J2, SH-J3, SH-J4, SH-J5	5	1x2	Shunt, 100mil, Flash Gold, Black	Closed Top 100mil Shunt	SPC02SYAN	Sullins Connector Solutions
TP1, TP2, TP3, TP4, TP5, TP6	6		Test Point, Multipurpose, Red, TH	Red Multipurpose Testpoint	5010	Keystone
TP7, TP8, TP9	3		Test Point, Multipurpose, White, TH	White Multipurpose Testpoint	5012	Keystone
TP10, TP11, TP12, TP13	4		Test Point, Multipurpose, Black, TH	Black Multipurpose Testpoint	5011	Keystone
U1	1		1.6 V to 5 V, 2.5-A Low IQ Power Mux With Manual and Automatic Switchover	DRL0008A	TPS2116DRLR	Texas Instruments

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (November 2020) to Revision A (December 2020)	Page
• Corrected Description and Configuration sections.....	1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated