



ABSTRACT

This user's guide describes the setup, schematic and layout of the evaluation module (EVM) for the TPS61378-Q1. The EVM helps to evaluate the behavior and performance of the device at different input voltage, output voltage and load conditions. This EVM is optimized for 3.3-V to 6.5-V input voltage and 9-V output voltage applications. The feedback divider and compensation network can be modified for other application conditions, according to the data sheet.

Table of Contents

1 Introduction	2
1.1 Performance Specification.....	2
1.2 Modification.....	2
1.3 Input Capacitor C9.....	2
2 Test Setup	3
2.1 Input/Output Connector Descriptions.....	3
3 Schematic and Bill of Materials	3
3.1 Schematic.....	4
3.2 Bill of Materials.....	5
4 Board Layout	7
5 Revision History	8

List of Figures

Figure 3-1. TPS61378Q1EVM-060 Schematic	4
Figure 4-1. TPS61378Q1EVM-060 Top-Side Layout.....	7
Figure 4-2. TPS61378Q1EVM-060 Bottom-Side Layout.....	7
Figure 4-3. TPS61378Q1EVM-060 Inner Layer 1 Layout.....	8
Figure 4-4. TPS61378Q1EVM-060 Inner Layer 2 Layout.....	8

List of Tables

Table 1-1. Performance Specification.....	2
Table 3-1. TPS61378Q1EVM-060 Bill of Materials.....	5

Trademarks

All other trademarks are the property of their respective owners.

1 Introduction

The TPS61378-Q1 is a fully-integrated synchronous boost converter with load disconnect function integrated. The device is suitable as a post-boost for automotive applications with a programmable current limit up to 4.8 A and maximum 18.5-V output voltage. This EVM is optimized for 3.3-V to 6.5-V input voltage and 9-V output voltage applications. The operating conditions of the EVM can easily be changed by modifying the external components of the TPS61378-Q1 device.

1.1 Performance Specification

[Table 1-1](#) provides the summary of the TPS61378Q1EVM performance specifications. All the specifications are given for an ambient temperature of 25°C.

Table 1-1. Performance Specification

Specification	Test Condition	MIN	TYP	MAX	UNIT
Input voltage		3.3	5.0	6.5	V
Output voltage	$V_{IN} = 5\text{ V}$, $I_O = 1\text{ A}$	8.8	9	9.2	V
Output current	$V_{IN} = 3.3\text{ V}$		1.1		A
	$V_{IN} = 5\text{ V}$		1.7		
Switching frequency			2.2		MHz

1.2 Modification

The external components of the TPS61378-Q1 device can be modified to adjust to output voltage, switch current limit, switching frequency, and response speed of real applications. For V_{in} higher than 6.0-V condition, the resistor R10 should be soldered as EN maximum voltage rating is 6.0-V.

1.3 Input Capacitor C9

The 47- μF , 25-V, tantalum capacitor C9 is added as the input capacitor in the EVM. The ESR of the tantalum capacitor is 0.12 Ω to damp the ringing of the input capacitor when the EVM is powered by a power supply with a long cable. The capacitor is not necessary and can be removed in a real application.

2 Test Setup

This section describes how to properly connect, set up, and use the TPS61378Q1EVM-060.

2.1 Input/Output Connector Descriptions

See the following:

TP1	Positive connection of the power supply
TP2	Positive connection for the load
TP3	Negative connection of the power supply
TP4	Negative connection for the load
TP5	Test point to measure the Bode plot
TP6	Test point to measure SW pin waveform
J1	Input voltage sensing for measuring efficiency. VIN_S+ is for positive input and VIN_S- is for negative input.
J2	Output voltage sensing for measuring efficiency. VOUT_S+ is for output positive node and VOUT_S- is for output negative node.
J3	MODE pin input jumper. Place a jumper across MODE and VCC to set in forced PWM mode, place a jumper across MODE and GND to set in auto PFM mode.
J4	EN pin input jumper. Place a jumper across EN and ON to turn on the IC. Place a jumper across EN and OFF to turn off the IC.
J5	Fixed output voltage selection jumper. Solder a 0 Ω at R14. Place a jumper across pin 1 and pin2 to set 5-V fixed Vout, place a jumper across pin 3 and pin 4 to set 5.25-V fixed Vout, place a jumper across pin 5 and pin 6 to set 5.5-V fixed Vout.

3 Schematic and Bill of Materials

This section provides the TPS61378Q1-060 schematic and bill of materials (BOM).

3.1 Schematic

Figure 3-1 shows the TPS61378Q1EVM-060 schematic.




Figure 3-1. TPS61378Q1EVM-060 Schematic

3.2 Bill of Materials

Table 3-1 lists the BOM of the TPS61378Q1EVM-060.

Table 3-1. TPS61378Q1EVM-060 Bill of Materials

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer
C1	1	2.2 uF	CAP, CERM, 2.2 uF, 10 V, ±10%, X7R, AEC-Q200 Grade 1, 0603	0603	GRM188R71A225KE15J	MuRata
C2	1	1 uF	CAP, CERM, 1 uF, 25 V, ±10%, X7R, AEC-Q200 Grade 1, 0603	0603	GCM188R71E105KA64D	MuRata
C3, C4	2	10 uF	CAP, CERM, 10 uF, 16 V, ±10%, X7R, AEC-Q200 Grade 1, 1206	1206	GCM31CR71C106KA64L	MuRata
C6	1	1.5 uF	CAP, CERM, 1.5 uF, 25 V, ±10%, X7R, 0805	0805	GCJ21BR71E155KA01	MuRata
C8	1	0.1 uF	CAP, CERM, 0.1 uF, 50 V, ±10%, X7R, 0603	0603	GCM188R71H104KA57D	MuRata
C9	1	47 uF	CAP, TA, 47 uF, 25 V, ±20%, 0.12 ohm, SMD	7343-31	T495D476M025ATE120	Kemet
C10, C11	2	10 uF	CAP, CERM, 10 uF, 10 V, ±10%, X7R, AEC-Q200 Grade 1, 0805	0805	GCJ21BR71A106KE01L	MuRata
C12	1	1 uF	CAP, CERM, 1 uF, 10 V, ±5%, X7R, AEC-Q200 Grade 1, 0603	0603	C0603X105J8RAC7867	Kemet
C15	1	1000 pF	CAP, CERM, 1000 pF, 50 V, ±10%, X7R, AEC-Q200 Grade 1, 0402	0402	GCM155R71H102KA37D	MuRata
J1, J2	2		Header, 100 mil, 4 × 1, Gold, TH	4 × 1 Header	TSW-104-07-G-S	Samtec
J3, J4	2		Header, 100 mil, 3 × 1, Gold, TH	3 × 1 Header	TSW-103-07-G-S	Samtec
J5	1		Header, 100 mil, 3 × 2, Gold, TH	3 × 2 Header	TSW-103-07-G-D	Samtec
L1	1	1uH	Inductor, Shielded, Composite, 1 uH, 9 A, 0.0089 ohm, AEC-Q200 Grade 1, SMD	4 × 4 mm	XEL4030-102MEB	Coilcraft
R1	1	49.9	RES, 49.9, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040249R9FKED	Vishay-Dale
R2	1	1.02 Meg	RES, 1.02 M, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04021M02FKED	Vishay-Dale
R3, R8, R9	3	100 k	RES, 100 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW0402100KFKED	Vishay-Dale
R5	1	20.0 k	RES, 20.0 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040220K0FKED	Vishay-Dale
R6	1	18.0 k	RES, 18.0 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040218K0FKED	Vishay-Dale
R7	1	80.6 k	RES, 80.6 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW040280K6FKED	Vishay-Dale
R11	1	1.00 k	RES, 1.00 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04021K00FKED	Vishay-Dale

Table 3-1. TPS61378Q1EVM-060 Bill of Materials (continued)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer
R12	1	3.00 k	RES, 3.00 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04023K00FKED	Vishay-Dale
R13	1	5.11 k	RES, 5.11 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04025K11FKED	Vishay-Dale
R15	1	0	RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04020000Z0ED	Vishay-Dale
SH-JP1, SH-JP2	2		Shunt, 100 mil, Gold plated, Black	Shunt 2 pos. 100 mil	881545-2	TE Connectivity
TP1, TP2, TP3, TP4	4		Terminal, Turret, TH, Double	Keystone1502-2	1502-2	Keystone
TP5, TP6	2		Test Point, Multipurpose, Red, TH	Red Multipurpose Test Point	5010	Keystone
U1	1		25-uA Quiescent Current, 4.8-A Switch Current Synchronous BOOST CONVERTER with Load Disconnection, RTE0016C (WQFN-16)	RTE0016C	TPS61378QRTE	Texas Instruments
C5	0	10 uF	CAP, CERM, 10 uF, 16 V, ±10%, X7R, AEC-Q200 Grade 1, 1206	1206	GCM31CR71C106KA64L	MuRata
C7	0	100 pF	CAP, CERM, 100 pF, 50 V, ±10%, X7R, 0402	0402	885012205055	Wurth Elektronik
C13	0	1000 pF	CAP, CERM, 1000 pF, 100 V, ±10%, X7R, 0603	0603	GRM188R72A102KA01D	MuRata
C14	0	15 pF	CAP, CERM, 15 pF, 50 V, ±5%, C0G/NP0, 0402	0402	GRM1555C1H150JA01D	MuRata
C16	0	220 uF	CAP, Polymer Hybrid, 220 uF, 25 V, ±20%, 27 ohm, 8 × 10 SMD	8 × 10	EEHZC1E221P	Panasonic
FID1, FID2, FID3	0		Fiducial mark. There is nothing to buy or mount.	N/A	N/A	N/A
R4	0	2.05	RES, 2.05, 1%, 0.125 W, AEC-Q200 Grade 0, 0805	0805	CRCW08052R05FKEA	Vishay-Dale
R10	0	200 k	RES, 200 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW0402200KFKED	Vishay-Dale
R14	0	0	RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	0402	CRCW04020000Z0ED	Vishay-Dale

4 Board Layout

The TPS61378Q1EVM board is a 4-layer, 2-oz copper thick PCB. All the components are placed on the top layer. [Figure 4-1](#) and [Figure 4-2](#) show the top view and bottom view, respectively. [Figure 4-3](#) and [Figure 4-4](#) show the inner layer 1 and inner layer 2, respectively.




Figure 4-1. TPS61378Q1EVM-060 Top-Side Layout






Figure 4-2. TPS61378Q1EVM-060 Bottom-Side Layout


Figure 4-3. TPS61378Q1EVM-060 Inner Layer 1 Layout

Figure 4-4. TPS61378Q1EVM-060 Inner Layer 2 Layout

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2020) to Revision A (September 2020)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.	2
• Updated EVM schematic.....	4
• Updated EVM BOM 1.....	5
• Updated board layout images.....	7

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated