

Using the TPS65001EVM 2.25 MHz Step-Down Converter with Dual LDO

The TPS65001 is a single chip Power Management ICs for portable applications. The device combines a single step-down converter with two low dropout regulators and a Supply Voltage Supervisor (SVS). The step-down converter enters a low power mode at light load for maximum efficiency across the widest possible range of load currents. For low noise applications the device can be forced into fixed frequency PWM mode. The step-down converter allows the use of a small inductor and capacitors to achieve a small solution size. The step-down converter has Power Good status output that can be used for sequencing. The LDOs are capable of supplying 300mA and can operate with an input voltage range between 1.6V and 6.0V, allowing them to be supplied from the step-down converter or directly from the main battery.

The step-down converter and the LDOs have separate voltage inputs and enables, allowing for design and sequencing flexibility.

Contents

1	Introduction	2
1.1	Applications	2
1.2	Features	2
2	TPS65001 EVM Electrical Performance Specifications	3
3	Schematic	4
4	Connector and Test Point Description	5
4.1	JP1 –ENLDO1	5
4.2	JP2 – ENLDO2	5
4.3	JP3 –MODE	5
4.4	JP4 –ENDCDC	5
4.5	JP5 – $\overline{\text{MRPU}}$	5
4.6	JP6 – VPU	5
4.7	JP7 – RSTSNSIN	5
4.8	J1 – PG/GND	5
4.9	J2 – VODC / GND	6
4.10	J3 – VIN/GND	6
4.11	J4 – $\overline{\text{RST}}$ /GND	6
4.12	J5 – VINLDO2	6
4.13	J6 – VLDO2	6
4.14	J7 – VLDO1/GND	6
4.15	J8 – VINLDO1	6
5	4 TPS65000/1 Typical Performance Data and Characteristic Curves	6
5.1	Efficiency	7
5.2	Line and Load Regulation	7
5.3	Output Voltage Ripple	9
5.4	Startup Timing	10
6	EVM Assembly Drawings and Layout	11
7	List of Materials	14

List of Figures

1	TPS65001EVM Schematic	4
2	TPS65000/1 Efficiency vs Load Current	7
3	TPS65000/1 DCDC Converter Load Transient Response	7

4	TPS65000/1 LDOx Load Transient Response	8
5	TPS65000/1 DCDC Converter Line Transient Response	8
6	TPS65000/1 LDOx Line Transient Response.....	9
7	TPS65000/1 Output Voltage Ripple (MODE = low)	9
8	TPS65000/1 Output Voltage Ripple (MODE = high)	10
9	TPS65000/1 DCDC Converter Startup Timing	10
10	TPS65001EVM Component Placement (Viewed from Top).....	11
11	TPS65001EVM Top Copper (Viewed from Top)	12
12	TPS65001EVM Bottom Copper (View from Bottom)	13

List of Tables

1	TPS65001EVM Electrical and Performance Specifications	3
2	TPS65001EVM Bill of Materials	14

1 Introduction

1.1 Applications

- Point of Load
- Embedded Processor Power
- Cell Phones, Smart-phones
- PDAs, Pocket PCs
- Portable Media Players

1.2 Features


- Input Voltage Rating : 2.3-V up to 6.0-V
- Output Voltages of DCDC converter and LDOs externally adjustable
- Output Current Rating 600-mA (DCDC converter) / 300-mA (LDOs)
- Spread Spectrum Clock (SSC) for best EMI performance
- Supply Voltage Supervisor : Adjustable Reset Voltage / Time , Manual Reset
- 2.25-MHz Switching Frequency
- 20 pin 3mm × 3mm QFN package

2 TPS65001 EVM Electrical Performance Specifications

Table 1. TPS65001EVM Electrical and Performance Specifications

PARAMETER		NOTES AND CONDITIONS	MIN	NOM	MAX	UNITS
INPUT CHARACTERISTICS						
V_{IN}	Input Voltage		3.3		6.0	V
V_{IN_UVLO}	Input UVLO	VIN falling	1.72	1.77	1.82	V
Hysteresis					160	mV
OUTPUT CHARACTERISTICS						
V_{ODC}	Output Voltage DCDC	$V_{IN} = \text{Nom}$, $I_{OUT} = \text{Nom}$		1.2		V
	Accuracy DCDC1	VINDCDC 2.3V to 6V, With 1% tolerance resistors	PFM/PWM		-3.5%	3.5%
			PWM		3%	
I_{OUTDC}	Output Current DCDC	$V_{INDCDC} = 2.3 \text{ V to } 2.5 \text{ V}$			300	mA
		$V_{INDCDC} = 2.5 \text{ V to } 6 \text{ V}$			600	
VLDO1	Output Voltage LDO1	$V_{IN} = \text{Nom}$, $I_{OUT} = \text{Nom}$		1.8		V
$I_{OUTLDO1}$	Output Current LDO1	Contentious output current			300	mA
VLDO2	Output Voltage LDO2			2.8		V
$I_{OUTLDO2}$	Output Current LDO2	Contentious output current			300	mA
	Accuracy LDOs	VINLDO = 1.6 V to 6 V, $I_{out} = 1 \text{ mA to } 175 \text{ mA}$, VLDOx = 1.2 V, With 1% tolerance resistors	-5.5%		5.5%	
		VINLDO = 1.5 V to 6 V, $I_{out} = 1 \text{ mA to } 300 \text{ mA}$, VLDOx = 1.2 V, With 1% tolerance resistors	-5.5%		5.5%	
	Supply Voltage Supervisor					
	RST Trip Voltage	R4 = 475k, R7 = 232k, JP7 connected between VIN and RSTNSIN		1.8		V
t_{RST}	RST Recovery Time	C5 = 0.1 μF		30		ms
SYSTEMS CHARACTERISTICS						
F_{SW}	Switching Frequency		1722	2250	2847	kHz

3 Schematic



For Reference Only, See Table 4: Bill of Materials for Specific Values

Figure 1. TPS65001EVM Schematic

4 Connector and Test Point Description

4.1 JP1 –ENLDO1

Placing a shorting bar between ENLDO1 and ON ties the EN pin of LDO1 to VIN, thereby enabling LDO1. Placing a shorting bar between ENLDO1 and OFF ties the EN pin of LDO1 to GND, thereby disabling LDO1.

4.2 JP2 – ENLDO2

Placing a shorting bar between ENLDO2 and ON ties the EN pin of LDO2 to VIN, thereby enabling LDO2. Placing a shorting bar between ENLDO2 and OFF ties the EN pin of LDO2 to GND, thereby disabling LDO2.

4.3 JP3 –MODE

JP3 selects the forced PWM or Power Save Mode (PSM) operation for the DCDC converter. Placing a shorting bar between MODE and PWM ties the MODE pin of TPS65001 to VIN, thereby selecting forced PWM operating mode for the DCDC converter. Placing a shorting bar between MODE and PFM ties the MODE pin of TPS65001 to GND, thereby selecting Power Save Mode operating mode for the DCDC converter at light-load conditions. If Power Save Mode is selected the DCDC converter will automatically switch to PWM mode at heavier load conditions.

4.4 JP4 –ENDCDC

Placing a shorting bar between ENDCDC and ON ties the EN pin of the DCDC converter to VIN, thereby enabling the DCDC converter. Placing a shorting bar between ENDCDC and OFF ties the EN pin of the DCDC converter to GND, thereby disabling the DCDC converter.

4.5 JP5 – \overline{MRPU}

JP5 selects the pull-up voltage for the Manual Reset input \overline{MR} of the TPS65001. Placing a shorting bar between VIN and MRPU selects VIN as pull-up voltage. Any other voltage source can be used, by removing the shorting bar and connecting a power supply between MRPU (positive connection) and GND (negative connection). In the default setup VIN is used as pull-up voltage.

4.6 JP6 – VPU

JP6 select the pull-up voltage used for the \overline{PG} output.

Placing a shorting bar between VPU and VIN select VIN as pull-up voltage. Any other pull-up voltage can be used by removing the shorting bar and connecting a power supply between VPU and GND.

4.7 JP7 – RSTSNSIN

JP7 selects the voltage rail that is monitored by the Supply Voltage Supervisor (SVS). Placing a shorting bar between VIN and RSTSNSIN selects VIN as monitored rail. Any other voltage rail can be connected to the SVS input by removing the shorting bar and connecting the rail between RSTSNSIN and GND.

In default setup VIN is monitored by the SVS.

4.8 J1 – PG/GND

J1 pin 1 is pulled to GND if the output voltages of the DCDC converter and both LDOs are > 90% of their set point and all enable pins are pulled high.

J1 pin 1 is pulled up to the selected pull-up voltage level if any of the output voltages VODC, VLDO1 or VLDO2 is < 90% of its set point or all enable pins are pulled low.

4.9 J2 – VODC / GND

This header is the output of the step-down converter. This output voltage is externally adjustable for the TPS65001. The default setting on the EVM is 1.2V. VODC is capable of sourcing up to 600-mA. A load can be connected between J2 pins 1 and 2 (positive connection) and J2 pins 3 and 4 (GND).

4.10 J3 – VIN/GND

The input power supply has to be connected to this header. The power supply must be connected between J3 pins 1 and 2 (positive connection) and J3 pins 3 and 4 (GND). The leads to the input supply should be twisted and kept as short as possible. The input voltage has to be between 3.3-V and 6-V.

4.11 J4 – \overline{RST} /GND

J4 pin 1 is connected to the open drain output \overline{RST} of the Supply Voltage Supervisor.

\overline{RST} is pulled low if either manual reset input \overline{MR} is low or the voltage on RSTSNS is below the threshold.

If manual reset \overline{MR} is released or the voltage on RSTSNS rises above the threshold voltage \overline{RST} goes high again after the reset recovery time t_{RST} exceeded.

4.12 J5 – VINLDO2

This header is the input supply for LDO2. Placing a shorting bar between VINLDO2 and VINDC/VODC supplies LDO2 from VIN with R12. It can be also supplied from the output of the converter VODC with R13 (not assembled). An external power supply can be connected between J5 pin2 (VINLDO2) and pin3 (GND). Note that the resistors R12 and R13 should be removed when supplying the LDO from an external power supply.

4.13 J6 – VLDO2

This header is the output of LDO2. This output voltage is externally adjustable for the TPS65001. The default setting on the EVM is 2.8-V. VLDO2 is capable of sourcing up to 300-mA. A load can be connected between J6 pins 1 and 2 (positive connection) and J6 pins 3 and 4 (GND).

4.14 J7 – VLDO1/GND

This header is the output of LDO1. This output voltage is externally adjustable for the TPS65001. The default setting on the EVM is 1.8-V. VLDO2 is capable of sourcing up to 300-mA. A load can be connected between J7 pins 1 and 2 (positive connection) and J7 pins 3 and 4 (GND).

4.15 J8 – VINLDO1

This header is the input supply for LDO1. Placing a shorting bar between VINLDO1 and VINDC/VODC supplies LDO1 from VIN with R14. It can be also supplied from the output of the converter VODC with R15 (not assembled). An external power supply can be connected between J8 pin2 (VINLDO1) and pin3 (GND). Note that the resistors R14 and R15 should be removed when supplying the LDO from an external power supply.

5 4 TPS65000/1 Typical Performance Data and Characteristic Curves

Figure 2 through Figure 9 present typical performance curves for the TPS65000/1. Since actual performance data can be affected by measurement techniques and environmental variables, these curves are presented for reference and may differ from actual field measurements.

5.1 Efficiency




Figure 2. TPS65000/1 Efficiency vs Load Current

5.2 Line and Load Regulation

Figure 3 and Figure 4 show the load transient response of the DCDC converter and LDO, while Figure 5 and Figure 6 show the line transient response.




Figure 3. TPS65000/1 DCDC Converter Load Transient Response




Figure 4. TPS65000/1 TPS65000/1 LDOx Load Transient Response




Figure 5. TPS65000/1 DCDC Converter Line Transient Response




Figure 6. TPS65000/1 LDOx Line Transient Response

5.3 Output Voltage Ripple




Figure 7. TPS65000/1 Output Voltage Ripple (MODE = low)




Figure 8. TPS65000/1 Output Voltage Ripple (MODE = high)

5.4 Startup Timing




Figure 9. TPS65000/1 DCDC Converter Startup Timing

6 EVM Assembly Drawings and Layout

The following figures (Figure 10 through Figure 12) show the design of the TPS65001EVM printed circuit board. The EVM has been designed using a 2-Layer, 1oz copper-clad circuit board 2.7" x 2.1" (68.6mm x 55.3mm).




Figure 10. TPS65001EVM Component Placement (Viewed from Top)




Figure 11. TPS65001EVM Top Copper (Viewed from Top)




Figure 12. TPS65001EVM Bottom Copper (View from Bottom)

7 List of Materials

Table 2 lists the EVM components as configured according to the schematic shown in Figure 1.

Table 2. TPS65001EVM Bill of Materials

Count	RefDes	Value	Description	Size	Part Number	MFR
0	C1, C2	open	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata
2	C3, C10	10 μ F	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata
2	C4, C11	10 μ F	Capacitor, Ceramic, 10V, X5R, 10%	0805	GRM21BR61A106KE19L	Murata
1	C5	0.1 μ F	Capacitor, Ceramic, 50V, X7R, 10%	0805	GRM21BR71H104KA01L	Murata
1	C6	22 pF	Capacitor, Ceramic, 50V, C0G, 5%	0603	C1608C0G1H220J	TDK
1	C7	0.1 μ F	Capacitor, Ceramic, 25V, X7R, 10%	0603	GRM188R71E104KA01D	Murata
2	C8, C9	2.2 μ F	Capacitor, Ceramic, 16V, X5R, 10%	0603	GRM188R61C225KE15D	Murata
2	J1, J4		Header, Male 2-pin, 100mil spacing, (36-pin strip)	0.100 inch \times 2	PTC36SAAN	Sullins
4	J2, J3, J6, J7		Header, Male 4-pin, 100mil spacing, (36-pin strip)	0.100 inch \times 4	PTC36SAAN	Sullins
2	J5, J8		Header, Male 3-pin, 100mil spacing, (36-pin strip)	0.100 inch \times 3	PTC36SAAN	Sullins
7	JP1, JP2, JP3, JP5, JP6, JP7		Header, Male 3-pin, 100mil spacing, (36-pin strip)	0.100 inch \times 3	PTC36SAAN	Sullins
1	L1	2.2 μ H	Inductor, SMT, 2.0A, 110milliohm	0.118 \times 0.118 inch	LPS3015-222ML	Coilcraft
2	R1, R3	47k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R10	470k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
2	R12, R14	0	Resistor, Chip, 1/10W, 1%	0805	Std	Std
0	R13, R15	open	Resistor, Chip, 1/10W, 1%	0805	Std	Std
	R2	47k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
3	R4, R5, R6	475k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R7	232k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R8	820k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
2	R9, R11	180k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	S1	KT11P2JM	Switch, SPST, PB Momentary, Sealed Tactile	0.245 \times 0.251 inch	KT11P2JM	C & K
1	U1	TPS65001RUK	IC, 2.25MHz Step-Down Converter W/ dual LDO and SVS	QFN-20	TPS65001RUK	TI
1	–		PCB, 2.6 In \times 2 In \times 1 In		HPA453	Any
9	–		Shunt, 100-mil, Black	0.100	929950-00	3M

- Notes:
1. These assemblies are ESD sensitive, ESD precautions shall be observed.
 2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
 3. These assemblies must comply with workmanship standards IPC-A-610 Class 2.
 4. Ref designators marked with an asterisk (***) cannot be substituted. All other components can be substituted with equivalent MFG's components.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated