LP2951-Q1 Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
2.1 WSON-8 Package	
2.2 SOIC-8 Package	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	2
4.1 WSON-8 Package	
4.2 SOIC-8 Package	
5 Revision History	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for LP2951-Q1 (WSON-8 and SOIC-8 packages) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

LP2951-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 WSON-8 Package

This section provides functional safety failure in time (FIT) rates for the WSON-8 package of the LP2951-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	8
Die FIT rate	4
Package FIT rate	4

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- · Mission profile: Motor control from table 11
- · Power dissipation: 250mW
- · Climate type: World-wide table 8
- Package factor (lambda 3): Table 17b
- · Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

2.2 SOIC-8 Package

This section provides functional safety failure in time (FIT) rates for the SOIC-8 package of the LP2951-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	14
Die FIT rate	6
Package FIT rate	8

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11
- Power dissipation: 250mW
- Climate type: World-wide table 8
- · Package factor (lambda 3): Table 17b
- Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	20 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for LP2951-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
No OUTPUT (output low)	30
OUTPUT high (following input)	20
OUTPUT not in specification	35
Short circuit (any two pins)	5
ERROR - false trip or failure to trip	5
SHUTDOWN fails	5

4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the LP2951-Q1 (WSON-8 and SOIC-8 packages). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2 and Table 4-6)
- Pin open-circuited (see Table 4-3 and Table 4-7)
- Pin short-circuited to an adjacent pin (see Table 4-4 and Table 4-8)
- Pin short-circuited to input (see Table 4-5 and Table 4-9)

Table 4-2 through Table 4-9 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Device must maintain the same pin configuration as with the WSON-8 and SOIC-8 packages.
- Device operates with an input voltage less than 30V and an output current less than 100mA.
- Device operates across virtual junction temperatures ranging from -40°C to 125°C.
- Device operates according to the recommended operating conditions and does not exceed the absolute maximum ratings.



4.1 WSON-8 Package

Figure 4-1 shows the LP2951-Q1 pin diagram for the WSON-8 package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the LP2951-Q1 data sheet.




Figure 4-1. Pin Diagram (WSON-8) Package

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
Output	1	Regulation is not possible, the device operates at current limit. The device can cycle in an out of thermal shutdown.	В
Sense	2	Regulation is not possible, the device operates at current limit.	В
Shutdown	3	Proper regulation without the ability to shutdown device.	В
GND	4	No effect. Normal operation.	D
Error	5	Proper regulation without the ability to error output.	В
V _{TAP}	6	(Fixed) Output is pulled low, leading to undesired fixed output.	В
		(Adjustable) No effect. Normal operation.	D
Feedback	7	(Fixed) Output is pulled low, leading to undesired fixed output.	В
		(Adjustable) Output is pulled low, leading to an undesired output.	В
Input	8	Power is not supplied to the device. System performance depends on upstream current limiting.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
Output	1	The device output is disconnected from the load.	В
Sense	2	Unable to sense the output, leading to an unknown output state	В
Shutdown	3	The device is in the low-power shutdown state if left floating.	В
GND	4	There is no current loop for the supply voltage. The device is not operational and does not regulate.	В
Error	5	No effect. Normal operation.	D
V_{TAP}	6	(Fixed) There is no connection to feedback, leading to an undesired output.	В
		(Adjustable) No effect. Normal operation.	D
Feedback	7	There is no connection to feedback, leading to an undesired output.	В
		(Adjustable) Input to device error amplifier is left floating, leading to an undesired output.	В
Input	8	Power is not supplied to the device.	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
Output	1	Sense	No effect. Normal operation.	D
Sense	2	Shutdown	Output pin is driven low.	В
Shutdown	3	GND	Proper regulation without the ability to shutdown device.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
Error	5	V_{TAP}	The device state is unknown, leading to an inaccurate reading of the output.	В
V_{TAP}	6	Feedback	(Fixed) No effect. Normal operation.	D
			(Adjustable) Unable to use external feedback resistors, leading to an undesired output.	В
Feedback	7	Input	Device can become damaged as feedback is low voltage and input is high voltage.	А

Table 4-5. Pin FMA for Device Pins Short-Circuited to Input

Pin Name	Pin No.	Description of Potential Failure Effects	
Output	1	Regulation is not possible, leading to an undesired output state.	В
Sense	2	Device can become damaged.	Α
Shutdown	3	e device is in the shutdown state.	
GND	4	Power is not supplied to the device. System performance depends on upstream current limiting.	В
Error	5	The device state is unknown leading to an inaccurate reading of the output.	В
V _{TAP}	6	Device can become damaged.	Α
Feedback	7	Device can become damaged.	А
Input	8	No effect. Normal operation.	D



4.2 SOIC-8 Package

Figure 4-2 shows the LP2951-Q1 pin diagram for the SOIC-8 package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the LP2951-Q1 data sheet.




Figure 4-2. Pin Diagram (SOIC-8 Package)

Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
Output	1	Regulation is not possible, the device operates at current limit. The device can cycle in an out of thermal shutdown.	В
Sense	2	Regulation is not possible, the device operates at current limit.	В
Shutdown	3	Output is off when pin is pulled low.	В
GND	4	No effect. Normal operation.	D
Error	5	Proper regulation without the ability to error output.	В
V _{TAP}	6	(Fixed) Output is pulled low, leading to undesired fixed output.	В
		(Adjustable) No effect. Normal operation.	D
Feedback	7	(Fixed) Output is pulled low, leading to undesired fixed output.	В
		(Adjustable) Output is pulled low, leading to an undesired output.	В
Input	8	Power is not supplied to the device. System performance depends on upstream current limiting.	В

Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
Output	1	The device output is disconnected from the load.	В
Sense	2	Unable to sense the output, leading to an unknown output state	В
Shutdown	3	The device is in the low-power shutdown state if left floating.	В
GND	4	There is no current loop for the supply voltage. The device is not operational and does not regulate.	В
Error	5	No effect. Normal operation.	D
V_{TAP}	6	(Fixed) There is no connection to feedback, leading to an undesired output.	В
		(Adjustable) No effect. Normal operation.	D
Feedback	7	(Fixed) There is no connection to feedback, leading to an undesired output.	В
		(Adjustable) Input to device error amplifier is left floating, leading to an undesired output.	В
Input	8	Power is not supplied to the device.	В

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
Output	1	Sense	No effect. Normal operation.	D
Sense	2	Shutdown	Output pin is driven low.	В

Revision History www.ti.com

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
Shutdown	3	GND	Proper regulation without the ability to shutdown device.	В
Error	5	V _{TAP}	The device state is unknown, leading to an inaccurate reading of the output.	В
V_{TAP}	6	Feedback	(Fixed) No effect. Normal operation.	D
			(Adjustable) Unable to use external feedback resistors, leading to an undesired output.	В
Feedback	7	Input	Device can become damaged as feedback is low voltage and input is high voltage.	А

Table 4-9. Pin FMA for Device Pins Short-Circuited to Input

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
Output	1	Regulation is not possible, leading to an undesired output state.	В
Sense	2	Device can become damaged.	А
Shutdown	3	The device is in the shutdown state.	В
GND	4	Power is not supplied to the device. System performance depends on upstream current limiting.	В
Error	5	The device state is unknown leading to an inaccurate reading of the output.	В
V _{TAP}	6	Device can become damaged.	А
Feedback	7	Device can become damaged.	А
Input	8	No effect. Normal operation.	D

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cha	inges from Revision A (August 2024) to Revision B (November 2024)	Page
• (Jpdated functional block diagram	2
	Jpdated Component Failure Rate Tables 2-1, 2-2, 2-3, and 2-4	
• (Jpdated information for the WSON-8 and SOIC-8 packages in the Pin FMA Tables 4-2, 4-3, 4-4, 4-5, 4-1-7, 4-8, and 4-9	-6,

Changes from Revision * (January 2020) to Revision A (August 2024)

Page

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated