Functional Safety Information

DP83TC812S-Q1 and DP83TC812R-Q1 Functional Safety FIT Rate, FMD and Pin FMA

Table of Contents

Trademarks

1 Overview

This document contains information for the DP83TC812S-Q1 and DP83TC812R-Q1 to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



Figure 1-1. Functional Block Diagram

The DP83TC812S-Q1 and DP83TC812R-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the DP83TC812S-Q1 and DP83TC812R-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10^9 Hours)
Total component FIT rate	25
Die FIT rate	3
Package FIT rate	22

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11
- Power dissipation: 290 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T_J
5	CMOS, BICMOS Digital, analog / mixed	70 FIT	70°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the DP83TC812S-Q1 and DP83TC812R-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Fault in MDI transmitter causing IEEE spec compliance issues	8
Fault in MDI transmitter causing high RF emissions	4
Fault in MDI receiver causing poor-link quality/link-loss	8
Fault in internal power circuits causing poor link quality and higher power consumption	12
Fault in internal clock circuits causing IEEE compliance issues and poor link-quality	8
Fault in GPIO causing higher RF emissions	8
Fault in GPIO causing Rgmii/JEDEC/Datasheet spec violation	8
Fault in ESD on MDI making IEC ESD performance lower than 8KV	4
Fault in ESD on GPIOs making CDM performance lower than 2KV.	4
Digital core has stuck or transient faults causing link-up or PCS faults	36

4 Pin Failure Mode Analysis (Pin FMA) DP83TC812S-Q1

This section provides a failure mode analysis (FMA) for the pins of the DP83TC812S-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (seeTable 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5, Table 4-6, Table 4-7, and Table 4-8).

Table 4-2 through Table 4-8 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the DP83TC812S-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the DP83TC812S-Q1 data sheet.



Figure 4-1. Pin Diagram

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	No valid interrupt status	B
RESETN	3	Device in Reset state	B
XO	4	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
XI	5	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
LED_1	6	GPIO_1 not operational	B
VSLEEP	7	Device is disabled. Vsleep supply short	B
WAKE	8	Device can enter into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational.	B
VDDA	11	Device is disabled. Core supply short	B
TRD_P	12	Link/data transfer cannot occur	A
TRD_M	13	Link/data transfer cannot occur	A
RX_ER	14	Valid data cannot be sent to MAC	B
RX_CTRL	15	Valid data cannot be sent to MAC	B
CLKOUT	16	GPIO_2 not operational. Daisy chaining won't work if CLKOUT used to give clock to another PHY	B
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	No issue	D
DNC	20	No issue	D
NC	21	No issue	D
VDDMAC	22	MAC supply short	B
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received	B
TX_CTRL	29	Valid data cannot be received	B
TX_D3	30	Valid data cannot be received	B
TX_D2	31	Valid data cannot be received	B
TX_D1	32	Valid data cannot be received	B
TX_D0	33	Valid data cannot be received	B
VDDIO	34	IO supply short	B
LED_0	35	GPIO_0 not operational, link-up can still happen with register write for master	B
MDIO	36	No SMI communication available	B
DAP	GND	Appropriate connection	D

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	Interrupt will not be available	B
RESETN	3	Normal Operation	D
XO	4	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
XI	5	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
LED_1	6	Normal Operation	D
VSLEEP	7	Device is disabled. Vsleep supply open	B
WAKE	8	No issue	D
NC	9	No issue	D
INH	10	Inhibit is not operational.	B
VDDA	11	Device is disabled. Core supply open	B
TRD_P	12	Link/data transfer cannot occur	B
TRD_M	13	Link/data transfer cannot occur	B
RX_ER	14	Valid data cannot be sent to MAC	B
RX_CTRL	15	Valid data cannot be sent to MAC	B
CLKOUT	16	No issue	D
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	No issue	D
DNC	20	No issue	D
NC	21	No issue	D
VDDMAC	22	Device is disabled. MAC supply open	B
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received	B
TX_CTRL	29	Valid data cannot be received	B
TX_D3	30	Valid data cannot be received	B
TX_D2	31	Valid data cannot be received	B
TX_D1	32	Valid data cannot be received	B
TX_D0	33	Valid data cannot be received	B
VDDIO	34	Device is disabled. IO supply open	B
LED_0	35	Link-up can still happen with register write for master	B
MDIO	36	No SMI communication available	B
DAP	GND	Ground open	B

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	INT	No SMI communication available, No valid interrupt status	B
INT	2	RESETN	When device intending to give interrupt it enters reset. Also, when host resets the PHY, host will get ISR triggered	B
RESETN	3	XO	Device will keep getting reset	B
XO	4	XI	Device in unknown state	B
XI	5	LED_1	Device in unknown state	B
LED_1	6	VSLEEP	Device may get damaged.	A
VSLEEP	7	WAKE	Wake functionality is lost	B
WAKE	8	NC	No issue	D
NC	9	INH	No issue	D
INH	10	VDDA	Inhibit is not operational	B
VDDA	11	TRD_P	Link/data transfer cannot occur	A
TRD_P	12	TRD_M	Link/data transfer cannot occur	B
TRD_M	13	RX_ER	Link/data transfer cannot occur	B
RX_ER	14	RX_CTRL	Communication to MAC may be lost. Valid data will trigger an error	B
RX_CTRL	15	CLKOUT	Spurious data transfer. CLKOUT may have glitches	B
CLKOUT	16	GND_ESC	No issue	D
GND_ESC	17	GND_ESC	No issue	D
GND_ESC	18	DNC	No issue	D
DNC	19	DNC	No issue	D
DNC	20	NC	No issue	D
NC	21	VDDMAC	No issue	D
VDDMAC	22	RX_D3	Valid data cannot be sent to MAC	B
RX_D3	23	RX_D2	Valid data cannot be sent to MAC	B
RX_D2	24	RX_D1	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_D1	25	RX_D0	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_D0	26	RX_CLK	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_CLK	27	TX_CLK	Valid data cannot be exchanged with MAC	B
TX_CLK	28	TX_CTRL	Valid data cannot be received	B
TX_CTRL	29	TX_D3	Valid data cannot be received	B
TX_D3	30	TX_D2	Valid data cannot be received	B
TX_D2	31	TX_D1	Valid data cannot be received	B
TX_D1	32	TX_D0	Valid data cannot be received	B
TX_D0	33	VDDIO	Valid data cannot be received	B
VDDIO	34	LED_0	Valid data cannot be received. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
LED_0	35	MDIO	Link-up still possible through register write. Spurious LED glow/blink	B
MDIO	36	MDC	No SMI communication available.	B

Table 4-5. Pin FMA for Device Pins Short-Circuited to VDDIO

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	No interrupt status	B
RESETN	3	Can never reset the device	B
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	GPIO not operational, Device will enter standby mode. Need register write to start link-up	B
VSLEEP	7	PHY may not powerup	B
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device may not power up	B
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	PHY Address range restricted. MDC/MDIO communication could be lost. Device may get damaged when VDDIO and VDDMAC are different	B
RX_CTRL	15	PHY Address range restricted. MDC/MDIO communication could be lost. Device may get damaged when VDDIO and VDDMAC are different	B
CLKOUT	16	GPIO not operational. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	No issue	D
RX_D3	23	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D2	24	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D1	25	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D0	26	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_CLK	27	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_CLK	28	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_CTRL	29	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D3	30	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D2	31	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D1	32	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D0	33	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
VDDIO	34	Appropriate connection	D
LED_0	35	GPIO_0 not operational. Device will be always in master mode. May need register write for linkup	B
MDIO	36	No SMI communication available	B
DAP	GND	Device may get damaged	A

Table 4-6. Pin FMA for Device Pins Short-Circuited to VDDMAC

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
INT	2	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RESETN	3	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
VSLEEP	7	PHY may not powerup	B
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device may not power up	B
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	PHY Address range restricted. MDC/MDIO communication could be lost. Invalid data triggered to the MAC	B
RX_CTRL	15	PHY Address range restricted. MDC/MDIO communication could be lost. Invalid data triggered to the MAC	B
CLKOUT	16	GPIO not operational.	B
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	No issue	D
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received from MAC	B
TX_CTRL	29	Valid data cannot be received from MAC	B
TX_D3	30	Valid data cannot be received from MAC	B
TX_D2	31	Valid data cannot be received from MAC	B
TX_D1	32	Valid data cannot be received from MAC	B
TX_D0	33	Valid data cannot be received from MAC	B
VDDIO	34	Device will be functional	D
LED_0	35	GPIO_0 not operational. Device will be always in master mode. May need register write for linkup. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
MDIO	36	No SMI communication available. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
DAP	GND	Device may get damaged	A

Table 4-7. Pin FMA for Device Pins Short-Circuited to VDDA

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged	A
INT	2	Device may get damaged	A
RESETN	3	Device may get damaged	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged	A
VSLEEP	7	Device will be functional.	D
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Appropriate connection	D
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	Device may get damaged	A
RX_CTRL	15	Device may get damaged	A
CLKOUT	16	Device may get damaged	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	Device will be functional	D
RX_D3	23	Device may get damaged	A
RX_D2	24	Device may get damaged	A
RX_D1	25	Device may get damaged	A
RX_D0	26	Device may get damaged	A
RX_CLK	27	Device may get damaged	A
TX_CLK	28	Device may get damaged	A
TX_CTRL	29	Device may get damaged	A
TX_D3	30	Device may get damaged	A
TX_D2	31	Device may get damaged	A
TX_D1	32	Device may get damaged	A
TX_D0	33	Device may get damaged	A
VDDIO	34	Device will be functional	D
LED_0	35	Device may get damaged	A
MDIO	36	No SMI communication available. Device may get damaged	A
DAP	GND	Device may get damaged	A

Table 4-8. Pin FMA for Device Pins Short-Circuited to VSLEEP

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged	A
INT	2	Device may get damaged	A
RESETN	3	Device may get damaged	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged	A
VSLEEP	7	Appropriate connection.	D
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device will be functional	D
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	Device may get damaged	A
RX_CTRL	15	Device may get damaged	A
CLKOUT	16	Device may get damaged	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	Device will be functional	D
RX_D3	23	Device may get damaged	A
RX_D2	24	Device may get damaged	A
RX_D1	25	Device may get damaged	A
RX_D0	26	Device may get damaged	A
RX_CLK	27	Device may get damaged	A
TX_CLK	28	Device may get damaged	A
TX_CTRL	29	Device may get damaged	A
TX_D3	30	Device may get damaged	A
TX_D2	31	Device may get damaged	A
TX_D1	32	Device may get damaged	A
TX_D0	33	Device may get damaged	A
VDDIO	34	Device will be functional	D
LED_0	35	Device may get damaged	A
MDIO	36	No SMI communication available. Device may get damaged	A
DAP	GND	Device may get damaged	A

5 Pin Failure Mode Analysis (Pin FMA) DP83TC812R-Q1

This section provides a failure mode analysis (FMA) for the pins of the DP83TC812R-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 5-2)
- Pin open-circuited (see Table 5-3)
- Pin short-circuited to an adjacent pin (see Table 5-4)
- Pin short-circuited to supply (see Table 5-5, Table 5-6, Table 5-7, and Table 5-8)

Table 5-2 through Table 5-8 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 5-1.

Table 5-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 5-1 shows the DP83TC812R-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the DP83TC812R-Q1 data sheet.



Figure 5-1. Pin Diagram

Table 5-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	No valid interrupt status	B
RESETN	3	Device in Reset state	B
XO	4	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
XI	5	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
LED_1	6	GPIO_1 not operational	B
VSLEEP	7	Device is disabled. Vsleep supply short	B
WAKE	8	Device can enter into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational.	B
VDDA	11	Device is disabled. Core supply short	B
TRD_P	12	Link/data transfer cannot occur	A
TRD_M	13	Link/data transfer cannot occur	A
RX_ER	14	Valid data cannot be sent to MAC	B
RX_CTRL	15	Valid data cannot be sent to MAC	B
CLKOUT	16	GPIO_2 not operational. Daisy chaining won't work if CLKOUT used to give clock to another PHY	B
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	No issue	D
DNC	20	No issue	D
NC	21	No issue	D
VDDMAC	22	MAC supply short	B
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received	B
TX_CTRL	29	Valid data cannot be received	B
TX_D3	30	Valid data cannot be received	B
TX_D2	31	Valid data cannot be received	B
TX_D1	32	Valid data cannot be received	B
TX_D0	33	Valid data cannot be received	B
VDDIO	34	IO supply short	B
LED_0	35	GPIO_0 not operational, link-up can still happen with register write for master	B
MDIO	36	No SMI communication available	B
DAP	GND	Appropriate connection	D

Table 5-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	Interrupt will not be available	B
RESETN	3	Normal Operation	D
XO	4	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
XI	5	Crystal resonator clock will not start-up. Device PLL not operational. PHY state not known	B
LED_1	6	Normal Operation	D
VSLEEP	7	Device is disabled. Vsleep supply open	B
WAKE	8	No issue	D
NC	9	No issue	D
INH	10	Inhibit is not operational.	B
VDDA	11	Device is disabled. Core supply open	B
TRD_P	12	Link/data transfer cannot occur	B
TRD_M	13	Link/data transfer cannot occur	B
RX_ER	14	Valid data cannot be sent to MAC	B
RX_CTRL	15	Valid data cannot be sent to MAC	B
CLKOUT	16	No issue	D
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	No issue	D
DNC	20	No issue	D
NC	21	No issue	D
VDDMAC	22	Device is disabled. MAC supply open	B
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received	B
TX_CTRL	29	Valid data cannot be received	B
TX_D3	30	Valid data cannot be received	B
TX_D2	31	Valid data cannot be received	B
TX_D1	32	Valid data cannot be received	B
TX_D0	33	Valid data cannot be received	B
VDDIO	34	Device is disabled. IO supply open	B
LED_0	35	Link-up can still happen with register write for master	B
MDIO	36	No SMI communication available	B
DAP	GND	Ground open	B

Table 5-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	INT	No SMI communication available, No valid interrupt status	B
INT	2	RESETN	When device intending to give interrupt it enters reset. Also, when host resets the PHY, host will get ISR triggered	B
RESETN	3	XO	Device will keep getting reset	B
XO	4	XI	Device in unknown state	B
XI	5	LED_1	Device in unknown state	B
LED_1	6	VSLEEP	Device may get damaged.	A
VSLEEP	7	WAKE	Wake functionality is lost	B
WAKE	8	NC	No issue	D
NC	9	INH	No issue	D
INH	10	VDDA	Inhibit is not operational	B
VDDA	11	TRD_P	Link/data transfer cannot occur	A
TRD_P	12	TRD_M	Link/data transfer cannot occur	B
TRD_M	13	RX_ER	Link/data transfer cannot occur	B
RX_ER	14	RX_CTRL	Communication to MAC may be lost. Valid data will trigger an error	B
RX_CTRL	15	CLKOUT	Spurious data transfer. CLKOUT may have glitches	B
CLKOUT	16	GND_ESC	No issue	D
GND_ESC	17	GND_ESC	No issue	D
GND_ESC	18	DNC	No issue	D
DNC	19	DNC	No issue	D
DNC	20	NC	No issue	D
NC	21	VDDMAC	No issue	D
VDDMAC	22	RX_D3	Valid data cannot be sent to MAC	B
RX_D3	23	RX_D2	Valid data cannot be sent to MAC	B
RX_D2	24	RX_D1	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_D1	25	RX_D0	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_D0	26	RX_CLK	MAC interface selection may be corrupt. Valid data cannot be sent to MAC	B
RX_CLK	27	TX_CLK	Valid data cannot be exchanged with MAC	B
TX_CLK	28	TX_CTRL	Valid data cannot be received	B
TX_CTRL	29	TX_D3	Valid data cannot be received	B
TX_D3	30	TX_D2	Valid data cannot be received	B
TX_D2	31	TX_D1	Valid data cannot be received	B
TX_D1	32	TX_D0	Valid data cannot be received	B
TX_D0	33	VDDIO	Valid data cannot be received	B
VDDIO	34	LED_0	Valid data cannot be received. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
LED_0	35	MDIO	Link-up still possible through register write. Spurious LED glow/blink	B
MDIO	36	MDC	No SMI communication available.	B

Table 5-5. Pin FMA for Device Pins Short-Circuited to VDDIO

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	No SMI communication available	B
INT	2	No interrupt status	B
RESETN	3	Can never reset the device	B
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	GPIO not operational, Device will enter standby mode. Need register write to start link-up	B
VSLEEP	7	PHY may not powerup	B
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device may not power up	B
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	PHY Address range restricted. MDC/MDIO communication could be lost. Device may get damaged when VDDIO and VDDMAC are different	B
RX_CTRL	15	PHY Address range restricted. MDC/MDIO communication could be lost. Device may get damaged when VDDIO and VDDMAC are different	B
CLKOUT	16	GPIO not operational. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	No issue	D
RX_D3	23	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D2	24	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D1	25	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_D0	26	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RX_CLK	27	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_CLK	28	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_CTRL	29	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D3	30	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D2	31	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D1	32	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
TX_D0	33	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
VDDIO	34	Appropriate connection	D
LED_0	35	GPIO_0 not operational. Device will be always in master mode. May need register write for linkup	B
MDIO	36	No SMI communication available	B
DAP	GND	Device may get damaged	A

Table 5-6. Pin FMA for Device Pins Short-Circuited to VDDMAC

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
INT	2	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
RESETN	3	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
VSLEEP	7	PHY may not powerup	B
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device may not power up	B
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	PHY Address range restricted. MDC/MDIO communication could be lost. Invalid data triggered to the MAC	B
RX_CTRL	15	PHY Address range restricted. MDC/MDIO communication could be lost. Invalid data triggered to the MAC	B
CLKOUT	16	GPIO not operational.	B
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	No issue	D
RX_D3	23	Valid data cannot be sent to MAC	B
RX_D2	24	Valid data cannot be sent to MAC	B
RX_D1	25	Valid data cannot be sent to MAC	B
RX_D0	26	Valid data cannot be sent to MAC	B
RX_CLK	27	Valid data cannot be sent to MAC	B
TX_CLK	28	Valid data cannot be received from MAC	B
TX_CTRL	29	Valid data cannot be received from MAC	B
TX_D3	30	Valid data cannot be received from MAC	B
TX_D2	31	Valid data cannot be received from MAC	B
TX_D1	32	Valid data cannot be received from MAC	B
TX_D0	33	Valid data cannot be received from MAC	B
VDDIO	34	Device will be functional	D
LED_0	35	GPIO_0 not operational. Device will be always in master mode. May need register write for linkup. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
MDIO	36	No SMI communication available. Device may get damaged when VDDIO and VDDMAC are of different voltage levels	A
DAP	GND	Device may get damaged	A

Table 5-7. Pin FMA for Device Pins Short-Circuited to VDDA

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged	A
INT	2	Device may get damaged	A
RESETN	3	Device may get damaged	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged	A
VSLEEP	7	Device will be functional.	D
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Appropriate connection	D
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	Device may get damaged	A
RX_CTRL	15	Device may get damaged	A
CLKOUT	16	Device may get damaged	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	Device will be functional	D
RX_D3	23	Device may get damaged	A
RX_D2	24	Device may get damaged	A
RX_D1	25	Device may get damaged	A
RX_D0	26	Device may get damaged	A
RX_CLK	27	Device may get damaged	A
TX_CLK	28	Device may get damaged	A
TX_CTRL	29	Device may get damaged	A
TX_D3	30	Device may get damaged	A
TX_D2	31	Device may get damaged	A
TX_D1	32	Device may get damaged	A
TX_D0	33	Device may get damaged	A
VDDIO	34	Device will be functional	D
LED_0	35	Device may get damaged	A
MDIO	36	No SMI communication available. Device may get damaged	A
DAP	GND	Device may get damaged	A

Table 5-8. Pin FMA for Device Pins Short-Circuited to VSLEEP

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
MDC	1	Device may get damaged	A
INT	2	Device may get damaged	A
RESETN	3	Device may get damaged	A
XO	4	PHY state not known	B
XI	5	PHY state not known	B
LED_1	6	Device may get damaged	A
VSLEEP	7	Appropriate connection.	D
WAKE	8	Device may not go into sleep state	B
NC	9	No issue	D
INH	10	Inhibit is not operational	B
VDDA	11	Device will be functional	D
TRD_P	12	Link/data transfer cannot occur. Device may get damaged	A
TRD_M	13	Link/data transfer cannot occur. Device may get damaged	A
RX_ER	14	Device may get damaged	A
RX_CTRL	15	Device may get damaged	A
CLKOUT	16	Device may get damaged	A
GND_ESC	17	No issue	D
GND_ESC	18	No issue	D
DNC	19	Device may get damaged	A
DNC	20	Device may get damaged	A
NC	21	No issue	D
VDDMAC	22	Device will be functional	D
RX_D3	23	Device may get damaged	A
RX_D2	24	Device may get damaged	A
RX_D1	25	Device may get damaged	A
RX_D0	26	Device may get damaged	A
RX_CLK	27	Device may get damaged	A
TX_CLK	28	Device may get damaged	A
TX_CTRL	29	Device may get damaged	A
TX_D3	30	Device may get damaged	A
TX_D2	31	Device may get damaged	A
TX_D1	32	Device may get damaged	A
TX_D0	33	Device may get damaged	A
VDDIO	34	Device will be functional	D
LED_0	35	Device may get damaged	A
MDIO	36	No SMI communication available. Device may get damaged	A
DAP	GND	Device may get damaged	A

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
July 2022	A	Initial Public Release

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265