Application Note Generate Digital Patterns With TI Programmable Logic Device (TPLD)



Ding-Shin Kuo

ABSTRACT

Whether it is to generate a test pattern or to initialize logic to a known state, the pattern generator (PGEN) macro-cell within TI Programmable Logic Devices (TPLD) can be configured to generate 1-bit to 16-bit patterns. This application note will discuss how to configure and utilize pattern generators within TPLD.

Table of Contents

1 Configuring the Pattern Generator in TPLD Using InterConnect Studio (ICS)	2
2 Utilizing the Reset Input of the Pattern Generator	4
3 Generating a Pattern Less Than 16 bits	6
4 References	. 7

List of Figures

Figure 1-1. Pattern Generator Macro-cell Block Diagram	2
Figure 1-2. Pattern Generator (PGEN) Configuration in ICS	. 2
Figure 1-3. Logic Analyzer Capture of Pattern Generator Output	3
Figure 2-1. PGEN With Reset (16-bit pattern, 0xD1F2) Example Configuration in ICS	. 4
Figure 2-2. Logic Analyzer Capture of PGEN With Reset (16-bit Pattern, 0xD1F2)	5
Figure 2-3. Logic Analyzer Capture of PGEN With Reset (16-bit Pattern, 0xD1F2, Zoomed)	5
Figure 3-1. PGEN With Reset (10-bit Pattern, 0x1F2) Example Configuration in ICS	6
Figure 3-2. Logic Analyzer Capture of PGEN With Reset (10-bit Pattern, 0x1F2)	6
Figure 3-3. Logic Analyzer Capture of PGEN With Reset (10-bit Pattern, 0x1F2, Zoomed)	7

Trademarks

All trademarks are the property of their respective owners.



1 Configuring the Pattern Generator in TPLD Using InterConnect Studio (ICS)

The pattern generator (PGEN) macro-cell, shown in Figure 1-1, within TPLDs can be configured to generate 1-bit to 16-bit patterns and the reset input polarity can be set to active-low or active-high. The pattern is continually clocked out from most significant bit (MSB) to least significant (LSB) on the rising edge of the CLK input as long as it is not in a reset state. While in the reset state, the output will default to the first bit of the specified pattern.



Figure 1-1. Pattern Generator Macro-cell Block Diagram

The circuit configured in InterConnect Studio (ICS), shown in Figure 1-2, generates a 16-bit pattern of 0xD1F2 that is clocked out at 2kHz using the internal oscillator. The pattern can be provided in decimal (0 to 65535) or hexadecimal (0x0000 to 0xFFFF), any bits not specified are defaulted to 0, and is stored in binary from MSB to LSB. Depending on the designated size (*n*), the *n*-bit pattern is clocked out from bit *n*-1 to bit 0, regardless of how many bits are stored in the non-volatile memory.



Figure 1-2. Pattern Generator (PGEN) Configuration in ICS



Figure 1-3. Logic Analyzer Capture of Pattern Generator Output

2 Utilizing the Reset Input of the Pattern Generator

A reset signal can be added to the circuit to restart the pattern generator. The PGEN macro-cell defaults to an active-low reset. While in the reset state, the PGEN will continually output the MSB of the specified pattern. After the reset is de-asserted, the pattern will begin to output on the next rising edge of the CLK input. Figure 2-1 shows an example of the PGEN configured to output a 16-bit pattern, 0xD1F2, with an active-high reset. As shown in Figure 2-2, while the RST signal is high, the output of the PGEN remains high since the MSB of the pattern is a 1.



Figure 2-1. PGEN With Reset (16-bit pattern, 0xD1F2) Example Configuration in ICS



Figure 2-2. Logic Analyzer Capture of PGEN With Reset (16-bit Pattern, 0xD1F2)



Figure 2-3. Logic Analyzer Capture of PGEN With Reset (16-bit Pattern, 0xD1F2, Zoomed)

3 Generating a Pattern Less Than 16 bits

While the *Pattern to Generate* field will accept any value from 0x0000 to 0xFFFF, only the number of bits specified in the *Size* field will be used for the PGEN output. Figure 3-1 shows an example of a PGEN macro-cell configured with the *Pattern to Generate* 0xD1F2, but with a *Size* of 10, resulting in the lower 10 bits being used and the output pattern of 0x1F2.

nter	InterConnect Studio — D ×										
FILE	ABOUT									RES	TART
	Type Filter Text × TPLD1202 ELEMENTS (25) 25MHz Oscillator Async State Machine Comment Counter D Flip Flop D Flip Flop Counter D Flip Flop Counter Counter D Flip Flop Counter Co	← → Software > Pattern Gener	ator ORDER DEVICES								a) + - ⊙ ₈₂₈
	Deglitch Filter ⊕ Delay ⊕ Edge Detect ⊕ Frequency Detect ⊕ GND ⊕ Group ⊕ Lookup Table ⊕ Multi-Channel Analog Co ⊕ Oscillator 1/1 © Pattern Generator 1/1 ©		osco	ecc est pg	PGEN C	ut (IO6 Pin:11)					10 1 2
	PIN 3/10 Second	PATTERN GENERATOR () Name Label Pattern to Generate Size Reset Level Device MacroCell Allocated	pgen0 0xD1F2 10 High Any(LUT2_PGEN)	• • •	() (> There are no pr	Oblems in the collection	∃ <u>≓</u> Irrent desig	in.	8	U	

Figure 3-1. PGEN With Reset (10-bit Pattern, 0x1F2) Example Configuration in ICS









4 References

Texas Instruments, TI Programmable Logic Devices

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated