











TS5A63157

SCDS203B - DECEMBER 2005 - REVISED MARCH 2019

# TS5A63157 12-Ω SPDT analog switch 5-V/3.3-V single-channel 2:1 multiplexer/demultiplexer

#### **Features**

- Overshoot and Undershoot Voltage Protection
- Isolation in Powered-Off Mode, V<sub>+</sub> = 0 V
- Specified Break-Before-Make Switching
- Low ON-State Resistance (12  $\Omega$ )
- Control Inputs Are 5-V Tolerant
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Sample-and-Hold Circuits
- **Battery-Powered Equipment**
- Audio and Video Signal Routing
- Communication Circuits

## 3 Description

The TS5A63157 is a single-pole, double-throw (SPDT) analog switch designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals. Signals up to V<sub>+</sub> (peak) can be transmitted in either direction.


integrated overshoot and undershoot has protection circuitry. The TS5A63157 senses overshoot and undershoot events at the I/Os and responds by preventing voltage differentials from developing and turning the switch on.

## **Device Information**<sup>(1)</sup>

PART NUMBER	RT NUMBER PACKAGE			
TS5A63157	SOT-23 (DBV)	2.90 mm x 1.60 mm		
155A63157	SC-70 (DCK)	2.00 mm x 1.25 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Block Diagram**





#### **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	. 2
2	Applications 1		8.3 Feature Description	. 2
3	Description 1		8.4 Device Functional Modes	. 2
4	Revision History2	9	Application and Implementation	22
5	Pin Configuration and Functions 3		9.1 Application Information	
6	Specifications4		9.2 Typical Application	. 22
•	6.1 Absolute Minimum and Maximum Ratings 4	10	Power Supply Recommendations	23
	6.2 ESD Ratings	11	Layout	23
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	. 23
	6.4 Thermal Information		11.2 Layout Example	. 23
	6.5 Electrical Characteristics for 5-V Supply5	12	Device and Documentation Support	2
	6.6 Electrical Characteristics for 3.3-V Supply		12.1 Receiving Notification of Documentation Updates	s 24
	6.7 Electrical Characteristics for 2.5-V Supply9		12.2 Community Resources	. 24
	6.8 Electrical Characteristics for 1.8-V Supply 11		12.3 Trademarks	. 24
	6.9 Typical Characteristics		12.4 Electrostatic Discharge Caution	. 24
7	Parameter Measurement Information		12.5 Glossary	. 2
8	Detailed Description 21	13	Mechanical, Packaging, and Orderable Information	24
	8.1 Overview			_

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Revision A (August 2009) to Revision B

**Page** 

Added Device Information table, ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted the YEP or YZP package option
 Deleted 2 table notes from the Absolute Minimum and Maximum Ratings: "The input and output voltage ratings..."
 and "This value is limited to 5.5 V maximum."



# 5 Pin Configuration and Functions



### **Pin Functions**

	PIN	DESCRIPTION
NAME	NO.	DESCRIPTION
NO	1	Normally open
GND	2	Digital ground
NC	3	Normally closed
СОМ	4	Common
V+	5	Power supply
IN	6	Digital control. Logic H = COM to NO, Logic = L COM to NC



### 6 Specifications

### 6.1 Absolute Minimum and Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range <sup>(3)</sup>		-0.5	6.5	V
$\begin{array}{c} V_{NO} \\ V_{NC} \\ V_{COM} \end{array}$	Analog voltage range <sup>(3)</sup>		-0.5	V <sub>+</sub> + 0.5	<b>V</b>
I <sub>K</sub>	Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM}$ < 0 or $V_{NO}$ , $V_{NC}$ , $V_{COM}$ > $V_{+}$	-50	50	mA
I <sub>NO</sub> I <sub>NC</sub> I <sub>COM</sub>	On-state switch current	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{+}$	-50	50	mA
VI	Digital input voltage range (3)		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>I</sub> < 0	-50		mA
I <sub>+</sub>	Continuous current through V <sub>+</sub>		-100	100	mA
I <sub>GND</sub>	Continuous current through GND		-100	100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or V ANSI/ESDA/JEDEC JS-002 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{+}$	Supply voltage range	1.65	5.5	V
$V_{NO} V_{NC} V_{COM}$	Analog voltage range	0	$V_{+}$	V
VI	Digital input voltage range	0	5.5	V

#### 6.4 Thermal Information

		TS5A		
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	UNIT
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	209.9	298.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	147.1	103.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	82.8	107.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	65.3	2.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	82.5	106.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(3)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics for 5-V Supply

 $V_{+} = 4.5 \text{ V to } 5.5 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

PARAMETER	SYMBOL	TEST COM	NDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN 7	ΥP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0		V <sub>+</sub>	V
Voltage undershoot	$V_{IKU}$	$0 \ge (I_{NC}, I_{NO}, \text{ or } I_{COM}) \ge -$	50 mA		5.5 V			-2	V
Peak ON-state resistance	r <sub>peak</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		4.6	11 13	Ω
		$V_{NO}$ or $V_{NC} = 0$ , $I_{COM} = 30$ mA		25°C Full			4	6.5	
ON-state	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 2.4 \text{ V}$ , $I_{COM} = -30 \text{ mA}$	Switch ON, See Figure 13	25°C	4.5 V		4	8	Ω
resistance		$V_{NO}$ or $V_{NC} = 4.5 \text{ V}$ , $I_{COM} = -30 \text{ mA}$		Full 25°C			5.5	10 10	l
		I <sub>COM</sub> = -30 mA		Full				12	
ON-state resistance match between channels	$\Delta r_{\sf on}$	$V_{NO}$ or $V_{NC}$ = 3.15 V, $I_{COM}$ = -30 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.1	0.14	Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		1.5	2	Ω
NC, NO	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to $V_+$ , $V_{COM} = V_+$ to 0	Switch OFF, See Figure 14	25°C Full	5.5 V	0.0	001	0.03	<del></del>
OFF leakage current	I <sub>NC(PWROFF)</sub> , I <sub>NOPWROFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to 5.5 V, $V_{COM} = 5.5$ V to 0,	Switch OFF, See Figure 14	25°C Full	0	С	.15	1 5	μА
COM OFF leakage current	I <sub>COM(PWROFF)</sub>	$V_{COM} = 0 \text{ to } 5.5 \text{ V},$ $V_{NC} \text{ or } V_{NO} = 5.5 \text{ V to } 0,$	Switch ON, See Figure 14	25°C Full	0		0.2	1 10	μА
NC, NO ON leakage	I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = 0$ to $V_{+}$ , $V_{COM} = Open$ ,	Switch ON, See Figure 15	25°C Full	5.5 V	0.0	001	0.01	μА
COM ON leakage	I <sub>COM(ON)</sub>	$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0 to $V_{+}$ ,	Switch ON, See Figure 15	25°C	5.5 V	0.	003	0.03	μА
current		$v_{COM} = 0 \text{ to } v_+,$	See Figure 13	Full				0.05	
Digital Control	Input (IN)								
Input logic high	V <sub>IH</sub>			Full		V <sub>+</sub> × 0.7		5.5	V
Input logic low	$V_{IL}$			Full		0		V <sub>+</sub> × 0.3	V
Input leakage current	$I_{\rm IH},I_{\rm IL}$	V <sub>I</sub> = 5.5 V or 0		25°C Full	5.5 V	С	.05	0.1	μΑ



## **Electrical Characteristics for 5-V Supply (continued)**

 $V_{+} = 4.5 \text{ V}$  to 5.5 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic									
		V - V or CND	C - 50 pF	25°C	5 V	2	3.4	5	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	4.5 V to 5.5 V	2		5.5	ns
		$V_{COM} = V_{+}$ or GND,	$C_{L} = 50 \text{ pF},$	25°C	5 V	1	2.8	3.4	
Turn-off time	t <sub>OFF</sub>	$R_L = 500 \Omega$ ,	See Figure 17	Full	4.5 V to 5.5 V	1		3.8	ns
Output voltage during undershoot	V <sub>OUTU</sub>	See Figure 18				2.5	V <sub>OH</sub> - 0.3		V
Output voltage during overshoot	V <sub>OUTO</sub>	See Figure 18					V <sub>OL</sub> + 0.3	2	٧
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	C <sub>L</sub> = 50 pF,	25°C	5 V	0.5	5	12	
make time	t <sub>BBM</sub>	$R_{L} = 50 \Omega,$	See Figure 19	Full	4.5 V to 5.5 V	0.5		14	ns
Charge injection	$Q_{C}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 0.1 \text{ nF},$ See Figure 23	25°C	5 V		-21		рС
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	5 V		5		pF
NC, NO ON capacitance	$\begin{matrix} C_{NC(ON)}, \\ C_{NO(ON)} \end{matrix}$	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		14.5		рF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 16	25°C	5 V		14.5		рF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	5 V		371		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch OFF, See Figure 21	25°C	5 V		-61		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 10 MHz$ ,	Switch ON, See Figure 22	25°C	5 V		<b>–</b> 61		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V		0.06%		
Supply							-		
Positive supply current	l <sub>+</sub>	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	5.5 V		0.01	0.1 0.75	μА



## 6.6 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 \text{ V}$  to 3.6 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COM	NDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN TY	P MAX	UNIT
Analog Switch								
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0	V <sub>+</sub>	V
Voltage undershoot	$V_{IKU}$	$0 \ge (I_{NC}, I_{NO}, \text{ or } I_{COM}) \ge -5$	50 mA		3.6 V			V
Peak ON-state resistance	r <sub>peak</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V	6.	4 14 18	Ω
		$V_{NO}$ or $V_{NC} = 0$ , $I_{COM} = 24 \text{ mA}$		25°C		4.		
ON-state resistance	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 3 \text{ V}$ ,	Switch ON, See Figure 13	Full 25°C	3 V	6.		Ω
ON state		I <sub>COM</sub> = -24 mA		Full		0	15	
ON-state resistance match between channels	$\Delta r_{\sf on}$	$V_{NO}$ or $V_{NC} = 2.1 \text{ V}$ , $I_{COM} = -24 \text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	3 V	0.	0.2	Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V	2.	8 4	Ω
NC, NO	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	3.6 V	0 0.03					
OFF leakage current	I <sub>NC(PWROFF)</sub> , I <sub>NOPWROFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to 3.6 V, $V_{COM} = 3.6$ V to 0,	Switch OFF, See Figure 14	25°C Full	0	0.1		μА
COM OFF leakage current	I <sub>COM(PWROFF)</sub>	V <sub>COM</sub> = 0 to 3.6 V, V <sub>NC</sub> or V <sub>NO</sub> = 3.6 V to 0,	Switch ON, See Figure 14	25°C Full	0	0.	2 0.5	μΑ
NC, NO ON leakage current	I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = 0$ to $V_+$ , $V_{COM} = Open$ ,	Switch ON, SeeFigure 15	25°C Full	3.6 V	0.00	0.01	μΑ
COM ON leakage current	I <sub>COM(ON)</sub>	$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0 to $V_{+}$ ,	Switch ON, See Figure 15	25°C Full	3.6 V	0.00	3 0.03 0.05	μА
Digital Control	Input (IN)	1				I		I
Input logic high	V <sub>IH</sub>			Full		V <sub>+</sub> × 0.7	5.5	٧
Input logic low	V <sub>IL</sub>			Full		0	V <sub>+</sub> × 0.3	٧
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = 5.5 V or 0		25°C Full	3.6 V	0.00	5 0.01 0.02	μА



## **Electrical Characteristics for 3.3-V Supply (continued)**

 $V_{+} = 3 \text{ V}$  to 3.6 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic				,					
		VV or GND	C 50 pF	25°C	3.3 V	2	4.3	6.6	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	3 V to 3.6 V	2		7	ns
		VV or GND	C <sub>L</sub> = 50 pF,	25°C	3.3 V	1	3.3	6.3	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	See Figure 17	Full	3 V to 3.6 V	1		7	ns
Output voltage during undershoot	V <sub>OUTU</sub>	See Figure 18				2.5	V <sub>OH</sub> - 0.3		V
Output voltage during overshoot	V <sub>OUTO</sub>	See Figure 18					V <sub>OL</sub> + 0.3	2	V
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	$C_L = 50 \text{ pF},$	25°C	3.3 V	0.5	7	17	
make time	t <sub>BBM</sub>	$R_L = 50 \Omega,$	See Figure 19	Full	3 V to 3.6 V	0.5		19.5	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 0.1 \text{ nF},$ See Figure 23	25°C	3.3 V		-11.5		pC
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		5		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		15		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 16	25°C	3.3 V		15		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	3.3 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	3.3 V		370		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch OFF, See Figure 21	25°C	3.3 V		-60		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch ON, See Figure 22	25°C	3.3 V		-60		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V		0.1%		
Supply							-		-
Positive supply current	I <sub>+</sub>	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	3.6 V		0.05	0.1 0.6	μА



## 6.7 Electrical Characteristics for 2.5-V Supply

 $V_{+}$  = 2.3 V to 2.7 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0		V <sub>+</sub>	V
Voltage undershoot	V <sub>IKU</sub>	$0 \text{ mA} \ge (I_{NC}, I_{NO}, \text{ or } I_{COM}) \ge$	: –50 mA		2.7 V				V
Peak ON-state resistance	r <sub>peak</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		9.2	30 35	Ω
ON state		$V_{NO}$ or $V_{NC} = 0$ , $I_{COM} = 8 \text{ mA}$	Switch ON,	25°C Full			5.4	8.5 12	
ON-state resistance	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 2.3 \text{ V}$ , $I_{COM} = -8 \text{ mA}$	See Figure 13	25°C Full	2.3 V		8.6	15.5	Ω
ON-state				25°C			0.05	0.3	
resistance match between channels	$\Delta r_{\sf on}$	$V_{NO}$ or $V_{NC} = 1.6 \text{ V}$ , $I_{COM} = -8 \text{ mA}$ ,	Switch ON, See Figure 13	Full	2.3 V			0.5	Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		5	9 15	Ω
NC, NO	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to $V_+$ , $V_{COM} = V_+$ to 0,	Switch OFF, See Figure 14	25°C Full	2.7 V		0	0.03 0.05	
OFF leakage current	I <sub>NC(PWROFF)</sub> , I <sub>NOPWROFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to 2.7 V, $V_{COM} = 2.7$ V to 0,	Switch OFF, See Figure 14	25°C Full	0		0.15	0.50 0.75	μΑ
COM OFF leakage current	I <sub>COM(PWROFF)</sub>	$V_{COM} = 0 \text{ to } 2.7 \text{ V},$ $V_{NC} \text{ or } V_{NO} = 2.7 \text{ V to } 0,$	Switch ON, See Figure 14	25°C Full	0		0.2	0.5	μА
NC, NO ON leakage current	I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = 0$ to $V_+$ , $V_{COM} = Open$ ,	Switch ON, See Figure 15	25°C Full	2.7 V	0	.001	0.01	μА
COM ON leakage current	I <sub>COM(ON)</sub>	$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0 to $V_{+}$ ,	Switch ON, See Figure 15	25°C Full	2.7 V	0	.003	0.03 0.05	μΑ
Digital Control	Input (IN)	I				1			
Input logic high	V <sub>IH</sub>			Full		V <sub>+</sub> × 0.75		5.5	V
Input logic low	V <sub>IL</sub>			Full		0		V <sub>+</sub> × 0.25	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = 5.5 V or 0		25°C Full	2.7 V	0	.005	0.01 0.02	μА



## **Electrical Characteristics for 2.5-V Supply (continued)**

 $V_{+}$  = 2.3 V to 2.7 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic				•					
$\mathcal{M} = \mathcal{M}$		V V or CND					5.8	9.6	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	2.3 V to 2.7 V	3		12	ns
		V - V or CND	C - 50 pF	25°C	2.5 V	1.5	4.5	7.3	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	2.3 V to 2.7 V	1.5		7.5	ns
Output voltage during undershoot	V <sub>OUTU</sub>	See Figure 18				2.5	V <sub>OH</sub> - 0.3		V
Output voltage during overshoot	V <sub>OUTO</sub>	See Figure 18					V <sub>OL</sub> + 0.3	2	V
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	$C_{L} = 50 \text{ pF},$	25°C	2.5 V	0.5	10	25	
make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{\perp}/2,$ $R_L = 50 \Omega,$	See Figure 19	Full	2.3 V to 2.7 V	0.5		28.5	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 0.1 \text{ nF},$ See Figure 23	25°C	2.5 V		-8		pC
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		5		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		15		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 16	25°C	2.5 V		15		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	2.5 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	2.5 V		367		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch OFF, See Figure 21	25°C	2.5 V		-60		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 10 MHz$ ,	Switch ON, SeeFigure 22	25°C	2.5 V		-60		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V	2.5 V 0			
Supply									
Positive supply current	l <sub>+</sub>	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	2.7 V		0.05	0.1 0.5	nA



## 6.8 Electrical Characteristics for 1.8-V Supply

 $V_{+}$  = 1.65 V to 1.95 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN T	ΥP	MAX	UNIT
Analog Switch								•	
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0		V <sub>+</sub>	V
Voltage undershoot	$V_{IKU}$	$0 \ge (I_{NC}, I_{NO}, \text{ or } I_{COM}) \ge -5$	0 mA		1.95 V				V
Peak ON-state	r <sub>peak</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	1.65 V	1:	3.8	60	Ω
resistance	P	$I_{COM} = -4 \text{ mA},$	See Figure 13	Full				120	
		$V_{NO}$ or $V_{NC} = 0$ , $I_{COM} = 4 \text{ mA}$		25°C			5.9	15	
ON-state resistance	r <sub>on</sub>		Switch ON, See Figure 13	Full	1.65 V	4	0.0	15	Ω
resistance		$V_{NO}$ or $V_{NC} = 1.65 \text{ V}$ , $I_{COM} = -4 \text{ mA}$	Occ rigure 13	25°C		1.	2.8	40	
ON-state		ICOM - TITA		Full 25°C			0.1	45 0.5	
resistance		\\\\ or\\\\ - 1.15\\\	Switch ON,	25 C		'	0.1	0.5	
match between channels	$\Delta r_{\sf on}$	$V_{NO}$ or $V_{NC} = 1.15 \text{ V}$ , $I_{COM} = -4 \text{ mA}$ ,	See Figure 13	Full	1.65 V			0.8	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	25°C	1.65 V	2	6.5	60	Ω
resistance flatness	r <sub>on(flat)</sub>			Full				80	
	I <sub>NC(OFF)</sub> ,	$V_{NC}$ or $V_{NO} = 0$ to $V_{+}$ ,	Switch OFF,	25°C	1.95 V		0	0.03	- μ <b>Α</b>
NC, NO OFF leakage	I <sub>NO(OFF)</sub>	$V_{COM} = V_{+}$ to 0,	See Figure 14	Full	1.95 V			0.05	
current	I <sub>NC(PWROFF)</sub> , I <sub>NOPWROFF)</sub>	$V_{NC}$ or $V_{NO} = 0$ to 1.95 V, $V_{COM} = 1.95$ V to 0,	Switch OFF, See Figure 14	25°C	0	0	.15	0.50	μА
				Full				0.75	
COM		$V_{COM} = 0$ to 1.95 V,	Switch ON, See Figure 14	25°C	0		0.2	0.5	μА
OFF leakage current	I <sub>COM(PWROFF)</sub>	$V_{NC}$ or $V_{NO} = 1.95 \text{ V to } 0$ ,		Full	0			1	
NC, NO	I <sub>NC(ON)</sub> ,	$V_{NC}$ or $V_{NO} = 0$ to $V_+$ ,	Switch ON,	25°C		0.0	01	0.01	
ON leakage current	I <sub>NO(ON)</sub>	$V_{COM} = Open,$	See Figure 15	Full	1.95 V			0.02	μΑ
COM		V <sub>NC</sub> or V <sub>NO</sub> = Open,	Switch ON,	25°C		0.0	003	0.03	
ON leakage current	I <sub>COM(ON)</sub>	$V_{COM} = 0$ to $V_+$ ,	See Figure 15	Full	1.95 V			0.05	μΑ
<b>Digital Control</b>	Input (IN)								
Input logic high	$V_{IH}$			Full		V <sub>+</sub> × 0.75		5.5	V
Input logic low	$V_{IL}$			Full		0	×	V <sub>+</sub> : 0.25	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = 5.5 V or 0		25°C Full	1.95 V	0.0	005	0.01	μΑ




## **Electrical Characteristics for 1.8-V Supply (continued)**

 $V_{+} = 1.65 \text{ V}$  to 1.95 V,  $T_{A} = -40 ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	TA	٧,	MIN	TYP	MAX	UNIT
Dynamic				•					
		Variation of CND	C <sub>L</sub> = 50 pF,	25°C	1.8 V		9.5	23	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	See Figure 17	Full	1.65 V to 1.95 V			24	ns
		V - V or CND	C - 50 pF	25°C	1.8 V		5.9	10	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	1.65 V to 1.95 V			12	ns
Output voltage during undershoot	V <sub>OUTU</sub>	See Figure 18				2.5	V <sub>OH</sub> - 0.3		V
Output voltage during overshoot	V <sub>OUTO</sub>	See Figure 18					V <sub>OL</sub> + 0.3	2	V
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	C <sub>L</sub> = 50 pF,	25°C	1.8 V	0.5	18	50	
make time	t <sub>BBM</sub>	$t_{\text{BBM}}$ $R_{\text{L}} = 50 \Omega,$ $R_{\text{L}} = 50 \Omega,$ $R_{\text{L}} = 50 \Omega,$ See Figure 19	Full	1.65 V to 1.95 V	0.5		55	ns	
Charge injection	$Q_{C}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 0.1 nF, See Figure 23	25°C	1.8 V		-5		pC
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		5.5		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		15.5		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 16	25°C	1.8 V		15.5		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	1.8 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	1.8 V	36			MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch OFF, See Figure 21	25°C	1.8 V				dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 10 MHz$ ,	Switch ON, See Figure 22	25°C	1.8 V	-60			dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	1.8 V	0.4%			
Supply									
Positive	-	V = V or GND	Switch ON or OFF	25°C	1.95 V		0.05	0.06	^
supply current	l <sub>+</sub>	$V_I = V_+ \text{ or GND},$	SWILLII ON OI OFF	Full	1.50 V			0.3	μΑ




### 6.9 Typical Characteristics





### **Typical Characteristics (continued)**





## 7 Parameter Measurement Information

## **Table 1. Parameter Description**

SYMBOL	DESCRIPTION
V <sub>COM</sub>	Voltage at COM
V <sub>NC</sub>	Voltage at NC
V <sub>NO</sub>	Voltage at NO
r <sub>on</sub>	Resistance between COM and NC or COM and NO ports when the channel is ON
r <sub>peak</sub>	Peak on-state resistance over a specified voltage range
$\Delta r_{\sf on}$	Difference of r <sub>on</sub> between channels in a specific device
r <sub>on(flat)</sub>	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I <sub>NC(OFF)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
I <sub>NC(PWROFF)</sub>	Leakage current measured at the NC port during the power-down condition, $V_{+} = 0$
I <sub>NO(OFF)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I <sub>NO(PWROFF)</sub>	Leakage current measured at the NO port during the power-down condition, $V_{+} = 0$
I <sub>NC(ON)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I <sub>NO(ON)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I <sub>COM(ON)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open
I <sub>COM(PWROFF)</sub>	Leakage current measured at the COM port during the power-down condition, $V_{+} = 0$
V <sub>IH</sub>	Minimum input voltage for logic high for the control input (IN)
V <sub>IL</sub>	Maximum input voltage for logic low for the control input (IN)
V <sub>I</sub>	Voltage at the control input (IN)
I <sub>IH</sub> , I <sub>IL</sub>	Leakage current measured at the control input (IN)
t <sub>ON</sub>	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t <sub>OFF</sub>	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
t <sub>BBM</sub>	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
$Q_{\mathbb{C}}$	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$ , $C_L$ is the load capacitance and $\Delta V_{COM}$ is the change in analog output voltage.
$C_{NC(OFF)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C <sub>NO(OFF)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C <sub>NC(ON)</sub>	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C <sub>NO(ON)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C <sub>COM(ON)</sub>	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
$C_{l}$	Capacitance of control input (IN)
O <sub>ISO</sub>	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X <sub>TALK</sub>	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I <sub>+</sub>	Static power-supply current with the control (IN) pin at V <sub>+</sub> or GND
V <sub>OUTU</sub>	Output voltage during an undershoot event. This is measured by turning off a specific channel and applying an undershoot voltage at the input of the switch.
V <sub>OUTO</sub>	Output voltage during an overshoot event. This is measured by turning off a specific channel and applying an overshoot voltage at the input of the switch.







Figure 13. ON-State Resistance (ron)



 $\label{eq:figure 14. OFF-State Leakage Current} \textbf{(}I_{NC(OFF)},I_{NC(PWROFF)},I_{NO(OFF)},I_{NO(PWROFF)},I_{COM(OFF)},I_{COM(PWROFF)}\textbf{)}$ 




Figure 15. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ ,  $I_{NO(ON)}$ )







Figure 16. Capacitance ( $C_{IN}$ ,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NO(OFF)}$ ,  $C_{NC(ON)}$ ,  $C_{NO(ON)}$ )



(1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .

Figure 17. Turn-On (t<sub>ON</sub>) and Turn-Off (t<sub>OFF</sub>) Time







Figure 18. Undershoot and Overshoot Test



- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 19. Break-Before-Make (t<sub>BBM</sub>) Time






Figure 20. Bandwidth (BW)




Figure 21. OFF Isolation (O<sub>ISO</sub>)





Figure 22. Crosstalk (X<sub>TALK</sub>)


Submit Documentation Feedback





- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_r < 5 \text{ ns}$ .
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 23. Charge Injection (Q<sub>C</sub>)



(1) C<sub>L</sub> includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)



## 8 Detailed Description

#### 8.1 Overview

The TS5A63157 is a single-pole, double-throw (SPDT) analog switch designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals. Signals up to  $V_{+}$  (peak) can be transmitted in either direction.

### 8.2 Functional Block Diagram

### 8.3 Feature Description

### 8.3.1 Integrated Overshoot and Undershoot Protection Circuitry

The TS5A63157 senses overshoot and undershoot events at the I/Os and responds by preventing voltage differentials from developing and turning the switch on.

### 8.3.2 Isolation in Powered-Off Mode, V+ = 0 V

The TS5A63157 provides isolation when the supply voltage is removed (V + = 0 V). When the TMUX1511 is powered-off, the I/Os of the device remain in a high-Z state. Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path.

### 8.3.3 Break-before-make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the break and the make is known as break-before-make delay.

### 8.4 Device Functional Modes

**Table 2. Function Table** 

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TS5A63157 can be used in a variety of customer systems. The TS5A63157 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

### 9.2 Typical Application




Figure 25. System Schematic for TS5A63157

#### 9.2.1 Design Requirements

In this particular application,  $V_+$  was 1.8 V, although  $V_+$  is allowed to be any voltage specified in . A decoupling capacitor is recommended on the V+ pin. See for more details.

#### 9.2.2 Detailed Design Procedure

In this application, IN is, by default, pulled low to GND. Choose the resistor size based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

#### 9.2.3 Application Curve




Figure 26.  $r_{on}$  vs  $V_{COM}$ ,  $V_{+} = 5$  V



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the .

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 11 Layout

#### 11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN pin must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased  $I_{CC}$  or unknown switch selection states.

## 11.2 Layout Example




Figure 27. Trace Example



### 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS5A63157DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(JBEF, JBER)	Samples
TS5A63157DBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBEF	Samples
TS5A63157DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(J75, J7F, J7R)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Jan-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A63157DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A63157DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A63157DBVRG4	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A63157DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 2-Jan-2025



#### \*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A63157DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TS5A63157DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TS5A63157DBVRG4	SOT-23	DBV	6	3000	180.0	180.0	18.0
TS5A63157DCKR	SC70	DCK	6	3000	180.0	180.0	18.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

  4. Falls within JEDEC MO-203 variation AB.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated