

# TPSI3100-Q1 Automotive Reinforced Isolated Switch Driver With 17V Gate Drive. Integrated Bias Supply, and Dual Isolated Comparators

# 1 Features

- Drives external power switches (MOSFETs, IGBTs, SiC FETs, SCRs)
- Integrated bias supply, no isolated secondary supply required
- 17V gate drive, 1.5A and 2.5A peak source and sink current
- 5kV<sub>RMS</sub> reinforced isolation
- Up to 25mW, 5V supply for external auxiliary circuitry
- Dual isolated high-speed comparators with integrated voltage reference ±1.5%
- Open-drain outputs for fault and alarm indicators
- AEC Q-100 qualified for automotive applications:
  - Temperature grade 1: -40°C to +125°C, T<sub>A</sub>
- **Functional Safety-Capable** 
  - Documentation available to aid functional safety system design
- Safety-related certifications
  - Planned: 7070V<sub>PK</sub> reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
  - Planned: 5kV<sub>RMS</sub> isolation for 1 minute per UL 1577

# 2 Applications

- Solid state relays •
- Battery management system
- **Onboard charger**
- Hybrid, electric, and power train systems ٠
- **Building automation**
- Factory automation and control

# **3 Description**

The TPSI3100-Q1 is a fully integrated isolated switch driver, which when combined with an external power switch, forms a complete isolated solid state relay solution. With a gate drive voltage of 17V with 1.5A and 2.5A peak source and sink current, a large availability of power switches can be used to meet many application needs. The TPSI3100-Q1 generates its own secondary bias supply from power received on its primary side, so no isolated secondary supply bias is required. The TPSI3100-Q1 provides additional power via the nominal 5V rail (VDDM) for use by auxiliary circuits to perform various function such as current and voltage monitoring or remote temperature detection. The TPSI3100-Q1 isolation is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than

those found using traditional mechanical relays and optocouplers.

The TPSI3100-Q1 integrates a communication backchannel that transfers status information from the secondary side to the primary side via open-drain outputs, PGOOD (Power Good), FLT1 (Fault 1), and ALM1 (Alarm 1). Dual high-speed comparators with an integrated shared voltage reference are used to assert FLT1 and ALM1. When the comparator input, FLT1 CMP, exceeds the voltage reference, the driver is immediately asserted low and FLT1 is also driven low, indicating to the system that a fault has occurred. This is useful for disabling the external switch with low latency on critical events, such as overcurrent detection. When the comparator input, ALM1\_CMP, exceeds the voltage reference, ALM1 signal is asserted low, but no action is taken by the driver. This may be useful as an alarm or warning indicator for overtemperature or overvoltage events.

The TPSI310xL-Q1 series offers a latch based fault indicator. When a fault is detected, the driver and the fault indicator are asserted low and remain latched. until EN is asserted low. The TPSI310x-Q1 series has a non-latched fault indicator. If the fault event is no longer present, FLT1 deasserts and the driver, after a specified recovery period, follows the state of the EN pin. If the fault event still remains, both the fault indicator and the driver remain asserted low.

Device	Information

PART NUMBER	REF <sup>(2)</sup>	COMPARATORS <sup>(2)</sup>	PACKAGE <sup>(1)</sup>
TPSI3100-Q1	0.31V	1 fault, 1 alarm	
TPSI3100L-Q1	0.31V	1 latched fault, 1 alarm	DVX (SSOP, 16)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) See Device Comparison Table.



**TPSI3100-Q1 Simplified Schematic** 

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Device Comparison Table	3
5 Pin Configuration and Functions	4
6 Specifications	8
6.1 Absolute Maximum Ratings	8
6.2 ESD Ratings	8
6.3 Recommended Operating Conditions	8
6.4 Thermal Information	9
6.5 Power Ratings	9
6.6 Insulation Specifications	9
6.7 Safety-Related Certifications	10
6.8 Safety Limiting Values	11
6.9 Electrical Characteristics	11
6.10 Switching Characteristics	14
6.11 Insulation Characteristic Curves	16
6.12 Typical Characteristics	
7 Parameter Measurement Information	19
8 Detailed Description	<mark>21</mark>

8	.1 Overview	21
8	.2 Functional Block Diagram	22
8	.3 Feature Description	23
8	.4 Device Operation	28
8	.5 Device Functional Modes	32
9 A	pplication and Implementation	33
9	1 Application Information	33
9	.2 Typical Application	37
9	.3 Power Supply Recommendations	41
9	.4 Layout	41
10 I	Device and Documentation Support	43
1	0.1 Documentation Support	43
1	0.2 Receiving Notification of Documentation Updates.	43
1	0.3 Support Resources	43
1	0.4 Trademarks	43
1	0.5 Electrostatic Discharge Caution	43
1	0.6 Glossary	43
11 F	Revision History	43
12 I	Mechanical, Packaging, and Orderable	
lr	nformation	43



## **4 Device Comparison Table**

VARIANT	REF	COMPARATORS	LATCHED FAULT	
TPSI3100-Q1	0.31V		No	
TPSI3103-Q1 <sup>(3)</sup>	1.23V	1 foult 1 olorm	NO	
TPSI3100L-Q1	0.31V		Yes	
TPSI3103L-Q1 <sup>(3)</sup>	1.23V			
TPSI3110-Q1 <sup>(3)</sup>	0.31V		No	
TPSI3113-Q1 <sup>(3)</sup>	1.23V	2 foulto	NO	
TPSI3110L-Q1 <sup>(3)</sup>	0.31V		Yes	
TPSI3113L-Q1 <sup>(3)</sup>	1.23V			
TPSI3120-Q1 <sup>(3)</sup>	0.31V	2 clormo	N/A(2)	
TPSI3123-Q1 <sup>(3)</sup>	1.23V		N/A <sup>()</sup>	
TPSI3133-Q1 <sup>(3)</sup>	1.23V	1 fault <sup>(1)</sup> , 1 alarm	No	

(1) FLT1\_CMP input is actively pulled down when EN is low. These devices are useful for overcurrent detection using DESAT techniques primarily with IGBT power transistors.

(2) Non-applicable.

(3) Product preview.

# **5** Pin Configuration and Functions



### Figure 5-1. TPSI310x-Q1 and TPSI310xL-Q1 DVX Package, 16-Pin SSOP (Top View)

PIN		10		DESCRIPTION	
NO.	NAME	1/0		DESCRIPTION	
1	EN	I	_	Active high driver enable. Internal 500kΩ pull-down to VSSP.	
2	CE	I	_	Active high input. When asserted low, device is disabled. Tie to VDDP when not used. Internal $500k\Omega$ pull-down to VSSP.	
3	VSSP	_	GND	Ground supply for primary side. All VSSP pins must be connected to the primary side ground.	
4	VDDP	_	Р	Power supply for the primary side.	
5	PGOOD	0	_	Power good indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.	
6	FLT1	0	_	Fault 1 indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.	
7	ALM1	0	_	Alarm 1 indicator. Open-drain output. When being used, requires external pull- up to VDDP. Float or tie to VSSP when not used.	
8	VSSP	_	GND	Ground supply for the primary side. All VSSP must be connected to the primary side ground.	
9	VSSS	_	GND	Ground supply for the secondary side. All VSSS pins must be connected to the secondary side ground.	
10	RESP	0	_	Used in conjunction with an external resistor connected to VSSS to adjust comparator response time. When not being used, tie to VSSS.	
11	ALM1_CMP	I	_	Analog comparator input. When ALM1_CMP voltage exceeds internal reference voltage, $\overline{ALM1}$ is asserted low within $t_{ALM\_LATENCY}$ . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
12	FLT1_CMP	I	_	Analog comparator input. When FLT1_CMP voltage exceeds internal reference voltage, VDRV is automatically asserted low regardless of EN state and FLT1 asserted low within t <sub>FLT_LATENCY</sub> . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
13	VDDM	_	Р	Generated mid-supply, nominal 5V.	
14	VSSS	_	GND	Ground supply for secondary side. All VSSS pins must be connected to the secondary side ground.	
15	VDDH	_	Р	Generated high supply, nominal 17V.	
16	VDRV	0	_	Active high driver output.	

(1) P = power, GND = ground, NC = no connect





## Figure 5-2. TPSI311x-Q1 and TPSI311xL-Q1 DVX Package, 16-Pin SSOP (Top View)

PIN		1/0		DESCRIPTION		
NO.	NAME	1/0	ITPE	DESCRIPTION		
1	EN	I	_	Active high driver enable. Internal $500k\Omega$ pull-down to VSSP.		
2	CE	I	_	Active high input. When asserted low, device is disabled. Tie to VDDP when not used. Internal $500k\Omega$ pull-down to VSSP.		
3	VSSP	_	GND	Ground supply for primary side. All VSSP pins must be connected to the primary side ground.		
4	VDDP	_	Р	Power supply for the primary side.		
5	PGOOD	0	—	Power good indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.		
6	FLT1	0	—	Fault 1 indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.		
7	FLT2	0	_	Fault 2 indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.		
8	VSSP	_	GND	Ground supply for the primary side. All VSSP pins must be connected to the primary side ground.		
9	VSSS	_	GND	Ground supply for the secondary side. All VSSS pins must be connected to the secondary side ground.		
10	RESP	0	_	Used in conjunction with an external resistor connected to VSSS to adjust comparator response time. When not being used, tie to VSSS.		
11	FLT2_CMP	I	_	Analog comparator input. When FLT2_CMP voltage exceeds internal reference voltage, VDRV is automatically asserted low regardless of EN state and FLT2 asserted low within t <sub>FLT_LATENCY</sub> . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.		
12	FLT1_CMP	I	_	Analog comparator input. When FLT1_CMP voltage exceeds internal reference voltage, VDRV is automatically asserted low regardless of EN state and FLT1 asserted low within t <sub>FLT_LATENCY</sub> . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.		
13	VDDM	_	Р	Generated mid-supply, nominal 5V.		
14	VSSS	_	GND	Ground supply for secondary side. All VSSS pins must be connected to the secondary side ground.		
15	VDDH	_	Р	Generated high supply, nominal 17V.		
16	VDRV	0	_	Active high driver output.		





### Figure 5-3. TPSI312x-Q1 DVX Package, 16-Pin SSOP (Top View)

PIN		1/0		DESCRIPTION	
NO.	NAME			DESCRIPTION	
1	EN	l	_	Active high driver enable. Internal $500k\Omega$ pull-down to VSSP.	
2	CE	I	_	Active high input. When asserted low, device is disabled. Tie to VDDP when not used. Internal $500k\Omega$ pull-down to VSSP.	
3	VSSP	—	GND	Ground supply for primary side. All VSSP pins must be connected to the primary side ground.	
4	VDDP	_	Р	Power supply for the primary side.	
5	PGOOD	0	_	Power good indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.	
6	ALM1	0	_	Alarm 1 indicator. Open-drain output. When being used, requires external pull- up to VDDP. Float or tie to VSSP when not used.	
7	ALM2	0	_	Alarm 2 indicator. Open-drain output. When being used, requires external pull- up to VDDP. Float or tie to VSSP when not used.	
8	VSSP	_	GND	Ground supply for the primary side. All VSSP pins must be connected to the primary side ground.	
9	VSSS	_	GND	Ground supply for the secondary side. All VSSS pins must be connected to the secondary side ground.	
10	RESP	0	_	Used in conjunction with an external resistor connected to VSSS to adjust comparator response time. When not being used, tie to VSSS.	
11	ALM2_CMP	I	_	Analog comparator input. When ALM2_CMP voltage exceeds internal reference voltage, $\overline{ALM2}$ is asserted low within $t_{ALM\_LATENCY}$ . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
12	ALM1_CMP	I	_	Analog comparator input. When ALM1_CMP voltage exceeds internal reference voltage, $\overline{ALM1}$ is asserted low within $t_{ALM\_LATENCY}$ . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
13	VDDM	_	Р	Generated mid-supply, nominal 5V.	
14	VSSS	_	GND	Ground supply for secondary side. All VSSS pins must be connected to the secondary side ground.	
15	VDDH	_	Р	Generated high supply, nominal 17V.	
16	VDRV	0	_	Active high driver output.	





### Figure 5-4. TPSI3133-Q1 DVX Package, 16-Pin SSOP (Top View)

PIN		1/0		DESCRIPTION	
NO.	NAME	1/0	ITPE	DESCRIPTION	
1	EN	l	_	Active high driver enable. Internal $500k\Omega$ pull-down to VSSP.	
2	CE	I	_	Active high input. When asserted low, device is disabled. Tie to VDDP when not used. Internal $500k\Omega$ pull-down to VSSP.	
3	VSSP	_	GND	Ground supply for primary side. All VSSP pins must be connected to the primary side ground.	
4	VDDP	—	Р	Power supply for the primary side.	
5	PGOOD	0	—	Power good indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.	
6	FLT1	0	_	Fault 1 indicator. Open-drain output. When being used, requires external pull-up to VDDP. Float or tie to VSSP when not used.	
7	ALM1	0	_	Alarm 1 indicator. Open-drain output. When being used, requires external pull- up to VDDP. Float or tie to VSSP when not used.	
8	VSSP	_	GND	Ground supply for the primary side. All VSSP pins must be connected to the primary side ground.	
9	VSSS	_	GND	Ground supply for the secondary side. All VSSS pins must be connected to the secondary side ground.	
10	RESP	0	_	Used in conjunction with an external resistor connected to VSSS to adjust comparator response time. When not being used, tie to VSSS.	
11	ALM1_CMP	I	_	Analog comparator input. When ALM1_CMP voltage exceeds internal reference voltage, $\overline{ALM1}$ is asserted low within $t_{ALM\_LATENCY}$ . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
12	FLT1_CMP	I/O	_	Analog comparator input/output. When EN state is low, FLT1_CMP is actively pulled low. If EN state is high and FLT1_CMP voltage exceeds internal reference voltage, VDRV is automatically asserted low and FLT1 asserted low within $t_{FLT\_LATENCY}$ . Internal 2.8M $\Omega$ pull-down to VSSS. When not being used, tie to VSSS.	
13	VDDM	_	Р	Generated mid-supply, nominal 5V.	
14	VSSS	_	GND	Ground supply for secondary side. All VSSS pins must be connected to the secondary side ground.	
15	VDDH	_	Р	Generated high supply, nominal 17V.	
16	VDRV	0		Active high driver output.	



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
Primary side supply <sup>(2)</sup>	VDDP, EN, CE, PGOOD, FLT1 (TPSI310x, TPSI311x, TPSI3133), FLT2 (TPSI311x), ALM1 (TPSI310x, TPSI312x, TPSI3133), ALM2 (TPSI312x)	-0.3	6	V
Secondary side supply <sup>(3)</sup>	FLT1_CMP (TPSI310x, TPSI311x, TPSI3133), FLT2_CMP (TPSI311x), ALM1_CMP (TPSI310x, TPSI312x, TPSI3133), ALM2_CMP (TPSI312x)	-3	6	V
	VDRV	-0.3	18	V
Secondary	VDDH	-0.3	18	V
side supply <sup>(3)</sup>	VDDM	-0.3	6	V
	VDDH-VDDM	-0.3	13	V
Secondary side supply <sup>(3)</sup>	RESP	-0.3	6	V
Junction temperature, T <sub>J</sub>	Junction temperature, T <sub>J</sub>	-40	150	°C
Storage tempe	erature, T <sub>stg</sub>	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to VSSP. Not all signals listed may be present pending device variant.

(3) All voltage values are with respect to VSSS. Not all signals listed may be present pending device variant.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2			
	Charged device model (CDM), per AEC	Corner pins (1, 8, 9, and 16)	±750	V	
		Q100-011 CDM ESD classification level C4B	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VDDP	Primary side supply voltage <sup>(1)</sup>	4.5	5.5	V
EN	Enable VDRV <sup>(1)</sup> (1)	0	5.5	V
CE	Chip enable <sup>(1)</sup>	0	5.5	V
PGOOD	Power good indicator <sup>(4) (1)</sup>	0	5.5	V
FLTn	Fault indicator(s). <sup>(4) (1)</sup> FLT1 (TPSI310x, TPSI311x, TPSI3133) FLT2 (TPSI311x)	0	5.5	V
ALMn	Alarm indicator(s). <sup>(4) (1)</sup> ALM1 (TPSI310x, TPSI311x, TPSI3133) ALM2 (TPSI312x)	0	5.5	V
C <sub>VDDP</sub>	Decoupling capacitance on VDDP and VSSP <sup>(3)</sup>	1	20	μF



### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
C <sub>DIV1</sub> <sup>(2)</sup>	Decoupling capacitance across VDDH and VDDM <sup>(3)</sup>	0.003	15	μF
C <sub>DIV2</sub> <sup>(2)</sup>	Decoupling capacitance across VDDM and VSSS <sup>(3)</sup>	0.1	40	μF
Q <sub>TOTAL</sub>	Total charge to be driven by VDRV.		2500	nC
R <sub>RESP</sub>	Comparator response resistor from RESP to VSSS.	0	1000	kΩ
I <sub>AUX</sub>	Auxiliary current sourced from VDDM.	0	5	mA
T <sub>A</sub>	Ambient operating temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C

(1) All voltage values are with respect to VSSP.

(2)  $C_{DIV1}$  and  $C_{DIV2}$  should be of same type and tolerance.  $C_{DIV2}$  capacitance value should be at least three times the capacitance value of  $C_{DIV1}$  i.e.  $C_{DIV2} \ge 3 \times C_{DIV1}$ .

(3) All capacitance values are absolute. Derating should be applied where necessary.

(4) Open-drain fail-safe output. When being used, an external pull-up resistor greater than 20kΩ to VDDP is recommended. When not being used, float pin or connect to VSSP.

### 6.4 Thermal Information

		DEVICE	
	THERMAL METRIC <sup>(1)</sup>	DVX (SSOP)	UNIT
		16 PINS	
R <sub>ØJA</sub>	Junction-to-ambient thermal resistance	82.5	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	39.3	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	42.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	14.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	41.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Maximum power dissipation, VDDP.	T <sub>A</sub> = 25°C, V <sub>VDDP</sub> = 5.0V, f <sub>EN</sub> = 1kHz square wave, C <sub>VDRV</sub> = 1nF			250	mW

### 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CREEPA	GE AND TRACKING			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	≥ 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	≥8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 120	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overveltage estagery per IEC 60664.1	Rated mains voltage ≤ 600V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 00004-1	Rated mains voltage ≤ 1000V <sub>RMS</sub>	1-111	



## 6.6 Insulation Specifications (continued)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
DIN EN IE	C 60747-17 (VDE 0884-17)	!		
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1697	V <sub>PK</sub>
N/		AC voltage (sine wave)	1200	V <sub>RMS</sub>
VIOWM	Maximum Isolation working voltage	DC voltage	1697	V <sub>DC</sub>
		V <sub>TEST</sub> = V <sub>IOTM</sub> ; t = 60s (qualification test)	7070	V <sub>PK</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST}$ = 1.2 × $V_{IOTM}$ ; t = 1s (100% production test)	8484	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(2)</sup>	Tested in air; 1.2/50µs waveform per IEC 62638-1	9230	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Tested in oil (qualification test); 1.2/50µs waveform per IEC 62638-1	12000	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	$\label{eq:constraint} \begin{array}{l} \mbox{Method a: After input-output safety test subgroup} \\ 2/3, \\ V_{ini} = V_{IOTM}, t_{ini} = 60s; \\ V_{pd(m)} = 1.2 \times V_{IORM} = 2036V_{PK}, t_m = 10s. \end{array}$	≤ 5	
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.6 \times V_{IORM} = 2715V_{PK}$ , $t_m = 10s$ .	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1s$ ; $V_{pd(m)} = 1.875 \times V_{IORM} = 3139V_{PK}$ , $t_m = 1s$ .	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO}$ = 0.4 × sin (2 $\pi$ ft), f = 1MHz	3	pF
		V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500V, 100^{\circ}C \le T_A \le 125^{\circ}C$	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V <sub>ISO</sub>	Withstand isolation voltage	$\label{eq:VTEST} \begin{array}{l} V_{TEST} = \overline{V}_{ISO} = 5000 V_{RMS}, \ t = 60s \ (qualification), \\ V_{TEST} = 1.2 \times V_{ISO} = 6000 V_{RMS}, \ t = 1s \ (100\% \ production) \end{array}$	5000	V <sub>RMS</sub>

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.

(2) Testing is carried out in air to determine the intrinsic surge immunity of the package.

- (3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

### 6.7 Safety-Related Certifications

VDE	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 Component Recognition Program
Reinforced insulation; Maximum transient isolation voltage, 7070V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1697V <sub>PK</sub> ; Maximum surge isolation voltage, 12000V <sub>PK</sub>	Single protection, 5000V <sub>RMS</sub>
Certificate planned	Certificate planned



### 6.8 Safety Limiting Values

PARAMETER <sup>(1) (2)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	R <sub>θJA</sub> = 82.5°C/W, V <sub>VDDP</sub> = 5.5V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			275	mA
Ps	Safety input, output, or total power	R <sub>θJA</sub> =82.5°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1.52	W
Ts	Maximum safety temperature				150	°C

(1) Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

(2) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

### **6.9 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
СМТІ	Common-mode transient immunity, static.	V <sub>CM</sub>   = 1000V, V <sub>EN</sub> = 0V or V <sub>EN</sub> = 5V.	100			V/ns
TSD	Temperature shutdown	V <sub>VDDP</sub> = 5V		173		°C
TSDH	Temperature shutdown hysteresis	V <sub>VDDP</sub> = 5V		32		°C
SUPPLY						
IVDDP_STBY	VDDP current in standby	V <sub>VDDP</sub> = 5V, EN = 0V, CE = 0V. Measure average current.		25	45	μA
IVDDP_LOW	VDDP average current in steady state	$\label{eq:VVDP} \begin{array}{l} V_{VDDP} = 5V, \ \mbox{EN} = CE = 5V. \\ \mbox{Fault and alarm inputs tied to VSSP} \\ (device specific). \\ I_{AUX} = 0mA. \\ \mbox{Lowest power regulation.} \\ V_{VDDH} \mbox{in steady state,} \\ \mbox{measure } I_{VDDP}. \end{array}$		5.3		mA
IVDDP_HIGH	VDDP average current in steady state	$V_{VDDP}$ = 5V, EN = CE = 5V. Fault and alarm inputs tied to VSSS (device specific). Highest power regulation. $V_{VDDH}$ in steady state, measure I <sub>VDDP</sub> .		37		mA
V <sub>VDDH</sub>	VDDH output voltage	$V_{VDDP}$ = 5V, EN = CE = 5V. Fault and alarm inputs tied to VSSS (device specific).	16	17	18	V
V <sub>VDDM</sub>	Average VDDM voltage when not sourcing current.	$V_{VDDP}$ = 5V, EN = CE = 5V. Fault and alarm inputs tied to VSSS (device specific).	4.8	5.0	5.2	V
IVDDH_STBY	Average standby current of VDDH supply.	$V_{VDDP}$ = 5V, EN = 0V, CE = 5V. Fault and alarm inputs tied to VSSS (device specific).		48		μA
Ivddm_stby	Average standby current of VDDM supply.	$V_{VDDP}$ = 5V, EN = 0V, CE = 5V. Fault and alarm inputs tied to VSSS (device specific).		105		μA
P <sub>OUT_VDDH</sub>	Maximum power transfer to VDDH.	V <sub>VDDP</sub> = 5V, EN = 0V, CE = 5V.	42	72.8		mW

Copyright © 2024 Texas Instruments Incorporated

## 6.9 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vvddm_iaux	Average VDDM voltage when sourcing external current.	$\begin{array}{l} V_{VDDP} = 5V, \text{EN} = 0V, \text{ steady state.} \\ \text{Fault and alarm inputs tied to VSSS} \\ (device specific). \\ \text{Source } I_{AUX} = 5\text{mA from VDDM}, \\ \text{measure } V_{VDDM}. \\ C_{DIV2} = 1\mu\text{F} \end{array}$	4.7		5.5	V
SUPERVISORY						
V <sub>VDDP_UV_R</sub>	VDDP undervoltage threshold rising	VDDP rising.	3.9	4.1	4.35	V
V <sub>VDDP_UV_F</sub>	VDDP undervoltage threshold falling	VDDP falling	3.8	3.9	4.25	V
VVDDP_UV_HYS	VDDP undervoltage threshold hysteresis			170		mV
V <sub>VDDH_UV_R</sub>	VDDH undervoltage threshold rising	VDDH rising.	11.9	13	14.2	V
V <sub>VDDH_UV_F</sub>	VDDH undervoltage threshold falling.	VDDH falling.	9.6	10.4	11.5	V
V <sub>VDDH_UV_HYS</sub>	VDDH undervoltage threshold hysteresis.			2.5		V
V <sub>VDDM_UV_R</sub>	VDDM undervoltage threshold rising	VDDM rising.	3.4	3.7	3.9	V
V <sub>VDDM_UV_F</sub>	VDDM undervoltage threshold falling.	VDDM falling.	3.1	3.4	3.7	V
V <sub>VDDM_UV_HYS</sub>	VDDM undervoltage threshold hysteresis.			0.3		V
DRIVER						
V <sub>VDRV_H</sub>	VDRV output voltage driven high	$V_{VDDP}$ = 5V, EN = 5V. $V_{VDDH}$ in steady state, no DC loading. Fault and alarm inputs tied to VSSS (device specific).	16	17	18	V
V <sub>VDRV_L</sub>	VDRV output voltage driven low	$V_{VDDP}$ = 5V, EN = 0V, $V_{VDDH}$ in steady state, VDRV sinking 10mA. Fault and alarm inputs tied to VSSS (device specific).			0.1	V
	VDRV peak output current during rise	$\begin{array}{l} V_{VDDP} = 5V,\\ EN = 0V \rightarrow 5V,\\ V_{VDDH} \text{ in steady state,}\\ \text{measure peak current.}\\ \text{Fault and alarm inputs tied to VSSS}\\ (device specific). \end{array}$		1.5		A
VDRV_PEAK	VDRV peak output current during fall	$\begin{array}{l} V_{VDDP} = 5V,\\ EN = 5V \rightarrow 0V,\\ V_{VDDH} \text{ in steady state,}\\ measure peak current.\\ Fault and alarm inputs tied to VSSS\\ (device specific). \end{array}$		2.5		A
R	Driver on resistance in low state.	Fault and alarm inputs tied to VSSS (device specific).		1.5		Ω
USON_VDRV	Driver on resistance in high state.	Fault and alarm inputs tied to VSSS (device specific).		3.5		Ω



### 6.9 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ACT_CLAMP</sub>	Active clamp voltage when engaged.	V <sub>VDDP</sub> = 0V. Sink I <sub>VDRV</sub> = 300mA. Measure VDRV.		1.9	2.5	V
DIGITAL INPUT/OUTPU	г					
V <sub>IT_+(EN)</sub>	Input threshold voltage rising on EN.	V <sub>VDDP</sub> = 5V	2.3	2.5	2.7	V
VIT(EN)	Input threshold voltage falling on EN.	V <sub>VDDP</sub> = 5V	1.7	1.9	2.0	V
V <sub>IT_HYS(EN)</sub>	Input threshold voltage hysteresis on EN.	V <sub>VDDP</sub> = 5V		0.5		V
V <sub>IT_+(CE)</sub>	Input threshold voltage rising on CE.	V <sub>VDDP</sub> = 5V	2.3	2.5	2.7	V
V <sub>IT(CE)</sub>	Input threshold voltage falling on CE.	V <sub>VDDP</sub> = 5V	1.7	1.9	2.0	V
V <sub>IT_HYS(CE)</sub>	Input threshold voltage hysteresis on CE.	V <sub>VDDP</sub> = 5V		0.5		V
V <sub>OL</sub>	Low level output voltage. PGOOD FLT1 (TPSI310x, TPSI311x, TPSI3133) FLT2 (TPSI311x) ALM1 (TPSI310x, TPSI312x, TPSI3133) ALM2 (TPSI32x)	$V_{VDDP}$ = 4.5V to 5.5V, $I_{OL}$ = 2mA. Outputs enabled.			0.4	V
I <sub>OL</sub>	Low level output current. PGOOD FLT1 (TPSI310x, TPSI311x, TPSI3133) FLT2 (TPSI311x) ALM1 (TPSI310x, TPSI312x, TPSI3133) ALM2 (TPSI312x)	$V_{VDDP} = 4.5V$ to 5.5V, $V_{OL} = 0.4V$ . Outputs enabled.	-2			mA
V <sub>OL_FLT_CMP</sub>	Open-drain output, low level output voltage. FLT_CMP1 (TPSI3133)	$V_{VDDP}$ = 4.5V to 5.5V, $I_{OL}$ = 2mA, CE = 1, EN = 0.			0.1	V
IOL_FLT_CMP	Open-drain output, low level output current. FLT_CMP1 (TPSI3133)	$V_{VDDP}$ = 4.5V to 5.5V, $V_{OL}$ = 0.4V, CE = 1, EN = 0.	-2			mA
I <sub>LKG</sub>	Leakage current. PGOOD FLT1 (TPSI310x, TPSI311x, TPSI3133) FLT2 (TPSI311x) ALM1 (TPSI310x, TPSI312x, TPSI3133) ALM2 (TPSI312x)	V <sub>VDDP</sub> = 4.5V to 5.5V, Outputs disabled.			2	μΑ
R <sub>EN_PULLDOWN</sub>	Internal resistor pull-down on EN.	V <sub>VDDP</sub> = 5V	390	500	640	kΩ
R <sub>CE_PULLDOWN</sub>	Internal resistor pull-down on CE.	V <sub>VDDP</sub> = 5V	390	500	640	kΩ
REFERENCE						

### 6.9 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

P/	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF</sub>	Internal reference voltage. TPSI3100, TPSI3110, TPSI3120 devices.	T <sub>A</sub> = 25°C		0.31		V
	Internal reference voltage. TPSI3103, TPSI3113, TPSI3123, TPSI3133 devices.	T <sub>A</sub> = 25°C		1.23		V
V <sub>REF_TOL</sub>	Internal reference voltage tolerance.		-1.5		1.5	%
COMPARATORS	·					
R <sub>CMP_PULLDOWN</sub>	Internal resistor pull-down. FLT1_CMP, ALM1_CMP (TPSI310x, TPS3133) FLT1_CMP, FLT2_CMP (TPSI311x) ALM1_CMP. ALM2_CMP (TPSI312x)		1.3	2.8	3.8	MΩ

### 6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER and DRIVER						
t <sub>LO_CE</sub>	Low time of CE.	V <sub>VDDH</sub> , V <sub>VDDM</sub> = steady state.	5			μs
t <sub>LO_EN</sub>	Low time of EN.	V <sub>VDDH</sub> , V <sub>VDDM</sub> = steady state.	5			μs
t <sub>HI_EN</sub>	High time of EN.	V <sub>VDDH</sub> , V <sub>VDDM</sub> = steady state.	5			μs
t <sub>PER_EN</sub>	Period of EN.	V <sub>VDDH</sub> , V <sub>VDDM</sub> = steady state.	10			μs
	Propagation delay time from VDDP rising to VDDH at 50% level.	$ \begin{array}{l} EN = 0V, \\ V_{VDDP} = \ 0V \rightarrow 5V \text{ at } 1V / \mu s, \\ V_{VDDH} = 7.5V. \end{array} $		145		μs
	Propagation delay time from EN rising to VDRV at 90% level	$ \begin{array}{l} V_{VDDP} = 5V, \\ V_{VDDH}, V_{VDDM} = \text{steady state}, \\ \text{EN} = 0V \rightarrow 5V, \\ V_{VDRV} = 13.5V. \end{array} $		3	4.5	μs
t <sub>hl_vdrv</sub>	Propagation delay time from EN falling to VDRV at 10% level	$\label{eq:VVDDP} \begin{split} & V_{VDDP} = 5V, \\ & V_{VDDH}, \ V_{VDDM} = \text{steady state}, \\ & \text{EN} = 5V \rightarrow 0V, \\ & V_{VDRV} = 1.5V. \end{split}$		2.5	3.0	μs
t <sub>hl_vdrv_pd</sub>	Propagation delay time from VDDP falling to VDRV at 10% level. Timeout mechanism due to loss of power on primary supply.	EN = 5V, $V_{VDDP}$ = 5V $\rightarrow$ 0V at -1V/µs, $V_{VDRV}$ = 1.5V.		140	210	μs
tLH_VDRV_CE	Propagation delay time from CE rising to VDRV at 10% level	$\label{eq:VVDDP} \begin{array}{l} V_{VDDP} = 5V,\\ VDDH \text{ and } VDDM \text{ fully discharged}.\\ EN = CE = 0V \to 5V,\\ V_{VDRV} = 1.5V. \end{array}$		185		μs
thl_vdrv_ce	Propagation delay time from CE falling to VDRV at 10% level	$\label{eq:VVDDP} \begin{split} & V_{VDDP} = 5V, \\ & V_{VDDH}, \ V_{VDDM} = \text{steady state}, \\ & \text{EN} = 5V, \\ & \text{CE} = 5V \rightarrow 0V, \\ & V_{VDRV} = 1.5V. \end{split}$		3	4	ha



### 6.10 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}$ C.  $C_{VDDP} = 1\mu$ F,  $C_{DIV1} = 47$ nF,  $C_{DIV2} = 220$ nF,  $C_{VDRV} = 1$ nF,  $I_{AUX} = 0$ mA. 50k $\Omega$  pull-ups from FLT1, ALM1, PGOOD to VDDP.  $R_{RESP} = 100$ k $\Omega$  to VSSS.

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R_VDRV</sub>	VDRV rise time from EN rising to VDRV from 15% to 85% level	$\label{eq:VDDP} \begin{array}{l} V_{VDDP} = 5V, \\ V_{VDDH}, \ V_{VDDM} = \text{steady state}, \\ \text{EN} = \ 0V \rightarrow 5V, \\ V_{VDRV} = 2.25V \ \text{to} \ 12.75V. \end{array}$		10		ns
t <sub>F_VDRV</sub>	VDRV fall time from EN falling to VDRV from 85% to 15% level	$\label{eq:VVDDP} \begin{array}{l} V_{VDDP} = xV, \\ V_{VDDH}, V_{VDDM} = \text{steady state}, \\ \text{EN} = xV \rightarrow 0V, \\ V_{VDRV} = 12.75V \text{ to } 2.25V. \end{array}$		10		ns
t <sub>rec_vdrv</sub> <sup>(1)</sup>	Time VDRV remains low upon detection of a fault condition.		165	270	μs	
COMPARATORS						
<sup>t</sup> PD_CMP_VDRV_DIS			320	385	460	ns
	Propagation delay time, fault		630	715	830	ns
	asserted low.	$      EN = CE = VDDP \\ R_{RESP} = 300 k \Omega. \\ V_{UD} = 100 mV \\ V_{OD} = 30 mV \\ Measure V_{FLT\_CMP} crossing V_{REF} to \\ 50\% V_{VDRV}. $	890	1375	1970	ns
		$\label{eq:states} \begin{split} &EN=CE=VDDP\\ &R_{RESP}=500 k\Omega.\\ &V_{UD}=100 mV\\ &V_{OD}=30 mV\\ &Measure\; V_{FLT\_CMP}\; crossing\; V_{REF}\; to\\ &50\%\; V_{VDRV}. \end{split}$	1275	2020	2950	ns
t <sub>DEGLITCH_CMP_F</sub>	Fault comparator falling output de- glitch.		4.2	5.7	8	μs
t <sub>flt_latency</sub>	Delay from rising or falling event detected by fault comparator and indicated on FLT1 output.	$ \begin{array}{l} EN = CE = VDDP \\ R_{RESP} = 500 \mathrm{k} \Omega. \\ V_{UD} = 100 \mathrm{mV} \\ V_{OD} = 30 \mathrm{mV} \\ Measure \ V_{FLT1\_CMP} \ rising \ or \ falling \\ and \ crossing \ V_{REF} \ to \ 50\% \ FLT1. \end{array} $			30	μs
talm_latency	Delay from rising or falling event detected by alarm comparator and indicated on ALM1 output.				30	μs

(1) On latched based devices, recovery timer is still in effect even though VDRV is latched low. If the fault condition is removed and EN is asserted low and then high to clear the fault, VDRV will remain asserted low until the recovery timer has elapsed.



### 6.11 Insulation Characteristic Curves





## 6.12 Typical Characteristics



### 6.12 Typical Characteristics (continued)





## **7 Parameter Measurement Information**



Figure 7-1. VDRV Timing, (CE = 1 or CE = VDDP, FLTn\_CMP = ALMn\_CMP = 0)



Figure 7-2. VDRV Timing, (VDDP present, FLTn\_CMP = ALMn\_CMP = 0)









Figure 7-4. Common-Mode Transient Immunity Test Circuit



## 8 Detailed Description

### 8.1 Overview

The TPSI3100-Q1 is a fully integrated isolated switch driver, which when combined with an external power switch, forms a complete isolated solid state relay solution. With a gate drive voltage of 17V with 1.5 and 2.5A peak source and sink current, a large availability of power switches can be used to meet many application needs. The TPSI3100-Q1 generates its own secondary bias supply from power received on its primary side, so no isolated secondary supply bias is required. The TPSI3100-Q1 provides additional power via the nominal 5V rail (VDDM) for use by auxiliary circuits to perform various function such as current and voltage monitoring or remote temperature detection. The TPSI3100-Q1 isolation is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than those found using traditional mechanical relays and optocouplers.

The TPSI3100-Q1 integrates a communication back-channel that transfers status information from the secondary side to the primary side via open-drain outputs, PGOOD (Power Good),  $\overline{FLT1}$  (Fault 1), and  $\overline{ALM1}$  (Alarm 1). Dual high-speed comparators with an integrated shared voltage reference are used to assert  $\overline{FLT1}$  and  $\overline{ALM1}$ . When the comparator input,  $FLT1\_CMP$ , exceeds the voltage reference, the driver is immediately asserted low and  $\overline{FLT1}$  is also driven low, indicating to the system that a fault has occurred. This is useful for disabling the external switch with low latency on critical events, such as overcurrent detection. When the comparator input,  $ALM1\_CMP$ , exceeds the voltage reference,  $\overline{ALM1}$  signal is asserted low, but no action is taken by the driver. This may be useful as an alarm or warning indicator for overtemperature or overvoltage events.

The TPSI310xL-Q1 series offers a latch based fault indicator. When a fault is detected, the driver and the fault indicator are asserted low and remain latched, until EN is asserted low. The TPSI310x-Q1 series has a non-latched fault indicator. If the fault event is no longer present,  $\overline{FLT1}$  deasserts and the driver, after a specified recovery period, follows the state of the EN pin. If the fault event still remains, both the fault indicator and the driver remain asserted low.

The TPSI310x-Q1 and TPSI310xL-Q1 device family has two voltage options for the integrated reference to meet a wide range of application needs.

The Functional Block Diagram shows the primary side includes a transmitter that drives an alternating current into the primary winding of an integrated transformer which transfers power from the primary side to the secondary side. The transmitter operates at high frequency (80MHz, nominal) to optimally drive the transformer to its peak efficiency. In addition, the transmitter utilizes spread spectrum techniques to greatly improve EMI performance allowing many applications to achieve CISPR 25 - Class 5. During transmission, data information is transferred to the secondary side alongside with the power. On the secondary side, the voltage induced on the secondary winding of the transformer, is rectified and multiplied, and is regulated to the voltage level of VDDH. Lastly, the demodulator decodes the received data information and drives VDRV high or low, respective of the logic state of the EN pin.

During each transfer of power from the primary side to the secondary side, back-channel state information is automatically sampled, encoded, and sent from the secondary side back to the primary side where it is decoded.



### 8.2 Functional Block Diagram







Figure 8-2. TPSI311x-Q1, TPSI311xL-Q1





Figure 8-4. TPSI3133-Q1

### 8.3 Feature Description

### 8.3.1 Transmission of the Enable State

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family uses a modulation scheme to transmit the switch enable (EN) state information across the isolation barrier. The transmitter modulates the EN signal with an internally generated, high frequency carrier, and differentially drives the primary winding of the isolation transformer. The receiver on the secondary side demodulates the received signal and asserts VDRV high or low based on the state information received.

### 8.3.2 Power Transmission

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family does not utilize a secondary side isolated bias supply for its power. The secondary side power is obtained by the transferring of the primary side input power from VDDP across the isolation transformer. The modulation scheme uses spread spectrum techniques to improve EMI performance assisting applications in meeting the CISPR 25 Class 5 standards.

Copyright © 2024 Texas Instruments Incorporated



### 8.3.3 Gate Driver

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family has an integrated gate driver that provides a nominal 17V with 1.5 and 2.5A peak source and sink current sufficient for driving many power transistors. When driving external power transistors, TI recommends bypass capacitors ( $C_{DIV2} \ge 3 * C_{DIV1}$ ) from VDDH to VDDM and VDDM to VSSS with an equivalent series capacitance of minimum of 30 times the equivalent gate capacitance. If optional auxiliary circuitry requires power, additional capacitance may be required.

### 8.3.4 Chip Enable (CE)

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family has an active high chip enable, CE. When CE is asserted high and VDDP is present, the device enters its active mode of operation and power transfer occurs from the primary side to the secondary side. When CE is asserted low while VDDP is present, the device enters standby and no power transfer occurs from primary side to the secondary side to the secondary side to the secondary side to the secondary side and VDRV will be asserted low. Over time, VDDH and VDDM fully discharge depending on the amount of loading present on these rails.

### 8.3.5 Comparators

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family devices include two identical isolated comparators. A simplified block diagram is shown in Figure 8-5. The function of the comparator, fault or alarm, depends on the device orderable in the family. The positive inputs (FLTn\_CMP or ALMn\_CMP) of each comparator monitor the voltage on these inputs referenced to VSSS. Both comparators share a single integrated voltage reference, VREF, with an accuracy of ±1.5% over voltage and temperature and is connected internally to the negative inputs of each comparator. The reference voltage is internal to the device and not available externally. The reference voltage level depends on the device orderable in the family.



Figure 8-5. Comparator Block Diagram

### 8.3.5.1 Fault Comparator

The TPSI310x-Q1 and TPSI3133-Q1 devices include one fault comparator that is used to quickly assert the output driver, VDRV, low to allow for the fastest disable time of the external power switch. This is useful for critical events such as overcurrent protection (OCP) to protect the external power switch and downstream circuitry. The block diagram of the fault comparator is shown in Figure 8-6. The TPSI311x-Q1 devices have two fault comparators. This can be useful for applications such as bi-directional OCP or whenever there are two independent critical events required to protect the external power switch. The TPSI312x-Q1 device does not support any fault comparators, only alarm comparators.





Figure 8-6. Fault Comparator Block Diagram

If the input voltage of the fault comparator, FLTn\_CMP, exceeds the internal reference voltage, VREF, the comparator output asserts high. The comparator output is filtered and is adjustable via an external 1% resistor, R<sub>RESP</sub>, connected from RESP to VSSS. The filtering of low-to-high transitions of the comparator output is adjustable by R<sub>RESP</sub>. High-to-low transitions of the comparator output are filtered at a fixed setting. Filtering the comparator output allows for flexibility and application tradeoffs to help minimize false trigger events while still providing adequate protection. The filtered comparator output is then fed into the driver logic. If the comparator output low-to-high event passes through the filter, VDRV is immediately asserted low regardless of the state of EN. The TPSI310x-Q1, TPSI311x-Q1, and TPSI3133-Q1 fault comparators are not latched. Upon a fault condition, VDRV has a recovery timer that keeps VDRV low for a minimum time, t<sub>REC\_VDRV</sub>. If a fault condition is removed (FLTn\_CMP voltage falls below the internal reference voltage and passes through the filter), VDRV is held low until the recovery timer has elapsed. Once the recovery timer has elapsed, VDRV follows the state of EN. If a fault condition occurs before the recovery timer has elapsed, the recovery timer is restarted.

The comparator output information is transferred to the primary side of the device via back-channel communication (BCC) over the isolation barrier. As shown in Figure 8-6, any low-to-high transition of the comparator output (fault event) that passes through the filter is extended to make sure the event is captured by the sample logic. Any high-to-low transition of the comparator output (recovery event) that passes through the filter are not extended. A recovery event can be missed by the sample logic if the event does not last longer than the sample period. Therefore, priority is given to fault events over recovery events. FLTn open-drain output is asserted low upon the fault event. If a recovery event occurs and is captured by the sample logic, FLTn open-drain output is set to high-impedance, but VDRV remains asserted low until the recovery timer elapses.

The TPSI310xL-Q1 and TPSI311xL-Q1 devices have latched fault comparators as shown in Figure 8-7. Fault events are latched and held until EN is asserted low. Upon a fault event, VDRV asserts low and is held until EN is asserted low and the recovery timer elapses. FLTn is also asserted low and held until EN is asserted low. If the fault event has recovered, FLTn is asserted high even if the recovery timer has not elapsed.





Figure 8-7. Latched Fault Comparator Block Diagram

### 8.3.5.2 Alarm Comparator

The TPSI310x-Q1 and TPSI3133-Q1 devices include one alarm comparator. The TPSI312x-Q1 devices include two alarm comparators. An alarm comparator differs from the fault comparator in that the output state of the comparator has no direct control of the VDRV output driver. The block diagram of the alarm comparator is shown in Figure 8-8.



Figure 8-8. Alarm Comparator Block Diagram

If the input voltage of the alarm comparator, ALM1\_CMP, exceeds the internal reference voltage, VREF, the comparator output asserts high. The comparator output is filtered and is adjustable via an external 1% resistor,  $R_{RESP}$ , connected from RESP to VSSS. The filtering of low-to-high transitions of the comparator output is adjustable by  $R_{RESP}$ . High-to-low transitions of the comparator output are filtered at a fixed setting. The filter setting is shared by both the fault and alarm comparators and cannot be set independently. In addition, the alarm comparator is not latched.

Similar to the fault comparator, the alarm comparator output information is transferred to the primary side of the device via back-channel communication (BCC) over the isolation barrier. As shown in Figure 8-8, any low-to-high



transition of the comparator output (alarm event) that passes through the filter is extended to make sure the event is captured by the sample logic. Any high-to-low transition of the comparator output (recovery event) that passes through the filter are not extended. A recovery event can be missed by the sample logic if the event does not last longer than the sample period. Therefore, priority is given to alarm events over recovery events. <u>ALM1</u> open-drain output is asserted low upon the alarm event. If a recovery event occurs and is captured by the sample logic, <u>ALM1</u> open-drain output is set to high-impedance.

### 8.3.5.3 Comparator De-glitch

For many applications, there is a tradeoff between detecting critical events and the false triggering of a noncritical events. The RESP pin allows for adjustment of the response time of the comparator based on the application needs. Selection of a 1% resistor from the RESP pin to VSSS allows for filtering of the comparator response. The amount of typical de-glitch,  $t_{DEGLITCH\_CMP\_R}$ , on the comparator output high assertion is estimated using Equation 1, where  $t_{DEGLITCH\_CMP\_R}$  units is nanoseconds and  $R_{RESP}$  units is kilo-ohm.

$$t_{DEGLITCH \ CMP \ R \ (ns)} = max \left[ (3.55 \times R_{RESP \ (k\Omega)} + 153), 235 \right]$$
(1)

If the comparator output high assertion exceeds the duration of  $t_{\text{DEGLITCH}_R}$ , the comparator output is propagated. Comparator output low assertions are filtered at a fixed setting,  $t_{\text{DEGLITCH} CMP F}$ .

### 8.3.6 VDDP, VDDH, and VDDM Undervoltage Lockout (UVLO)

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family implements an internal UVLO protection feature for both input (VDDP) and output power supplies (VDDM and VDDH). The device remains disabled until VDDP exceeds its rising UVLO threshold. When the VDDP supply voltage falls below its falling threshold voltage, the device attempts to send data information to quickly assert VDRV low, regardless of the state of EN. This depends on the rate of VDDP loss. If VDDP collapses too fast to send the information, a timeout mechanism ensures VDRV is asserted low within  $t_{HL_VDRV_PD}$ . A VDDP ULVO event causes PGOOD, FLT1, and ALM1 to assert low.

VDDH and VDDM UVLO circuits monitor the voltage on VDDH and VDDM, respectively. VDRV is only asserted high if both the VDDH and VDDM UVLO rising thresholds are surpassed. If either VDDH or VDDM fall below their respective UVLO falling thresholds, VDRV is immediately asserted low. The UVLO protection blocks feature hysteresis, which helps to improve immunity of VDRV to noise present on the VDDM and VDDH rails. During turn on and turn off, the driver sources and sinks a peak transient current, which can result in voltage drop of the VDDH and VDDM power supplies. The UVLO protection circuits ignores the associated noise during these normal switching transients.

### 8.3.7 Keep-Off Circuitry

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family contains keep-off circuitry on the output driver. The purpose of the keep-off circuitry is to clamp the gate voltage below an acceptable level to prevent the external power switch from turning on when no power is present on the secondary rails. The keep-off circuitry can be used to replace or greatly reduce the requirements of an external bleed-off resistor on the external power switch.

Figure 8-9 shows a simplified schematic of the keep-off circuitry. Transistors MP1 and MN1 form the driver that provides the gate current to drive the external power switch (M1). When no power is available on the secondary, the 1M $\Omega$  resistor, is connected from the drain to gate of MN1, forming an NMOS diode configuration. Any external coupling into the VDRV signal, via the M1 parasitic gate-to-drain and gate-to-source capacitances, can cause the VDRV signal to rise. The diode configuration of MN1 sinks this current to keep VDRV from rising too high, clamping VDRV to V<sub>ACT\_CLAMP</sub>. This is sufficient to keep most power switches off. If desired, an additional resistance can also be placed (on the order of 250k $\Omega$  or higher) across the gate-to-source of M1. Note that any resistance applied requires power from the secondary supply in normal operation and must be accounted for in the overall power budget.

In addition to the MN1 diode clamp, the body diode of MP1 can also help absorb any coupling into VDRV. The equivalent capacitance,  $C_{eq}$ , which is the series combination of  $C_{DIV1}$  and  $C_{DIV2}$  is typically on the order



of hundreds of nanofarads for most applications. If power transfer has ceased for some time, this capacitance is fully discharged to VSSS and clamps VDRV a diode above VSSS via the body diode of MP1 connected to VDDH. Any external coupling into the VDRV signal, via the M1 parasitic gate-to-drain and gate-to-source capacitances, is absorbed by  $C_{eq}$ , minimizing the voltage rise on VDRV.



Figure 8-9. Keep-Off Circuitry

### 8.3.8 Thermal Shutdown

The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family has an integrated temperature sensor. The sensor monitors its local temperature. When the sensor reaches its threshold, it automatically disables power transfer from the primary side to the secondary side, and sends data information to disable the driver, VDRV. The power transfer is disabled and VDRV is asserted low until the local temperature reduces enough to re-engage.

### 8.4 Device Operation

VDDP must be supplied independently by a low impedance external supply that can deliver the required power. When VDDP power is present and CE is a logic high, power transfers from the primary side to the secondary side. Setting the EN pin logic high or low asserts or deasserts VDRV, thereby enabling or disabling the external switch, respectively. Figure 8-10 shows the basic set-up required for proper operation which requires EN, VDDP, and VSSP signals. EN may be driven up to 5.5V which is normally driven from circuitry on the same rail as VDDP. In this example, the TPSI310x-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration. Driving back-to-back MOSFETs is required for AC switching applications or DC switching where reverse blocking is required.  $C_{VDDP}$  provides the required decoupling capacitance for the VDDP supply.  $C_{DIV1}$  and  $C_{DIV2}$  provide the required decoupling capacitance of the VDDH/VDDM supply rails to provide peak current to drive the external MOSFETs.





Figure 8-10. Simplified Schematic

Figure 8-11 shows the basic operation from start up to steady state conditions.

- At T1: VDDP powers up the device. FLTn, ALMn, and PGOOD are asserted low.
- At T2 and T3: TPSI310x-Q1 begins to transfer power from VDDP to the secondary side for a fixed burst period (25µs typical), which begins to charge up the VDDH and VDDM secondary side rails. Power transfer continues as long as VDDP is present (and CE remains high). The time required to fully charge VDDH depends on several factors including the values of VDDP, C<sub>DIV1</sub>, C<sub>DIV2</sub>, the amount of auxiliary load drawn from VDDM, and the overall power transfer efficiency.
- At T4, T5, and T6: After four burst periods, the FLTn, ALMn, and PGOOD are released and begin to reflect their respective status. PGOOD asserts high if VDDM and VDDH are both above their UVLO thresholds, otherwise remains asserted low. FLTn and ALMn indicate the status of their comparator outputs. In this example, since FLTn\_CMP and ALMn\_CMP are tied to VSSS, FLTn and ALMn assert high. The status indicators are always transferred sequentially in the order of FLTn, ALMn, and PGOOD with a delay of approximately 400ns between each indicator.
- At T7 and T8: EN is asserted high and VDRV asserts high. Note that VDRV will not assert high until VDDH and VDDM are both above their UVLO thresholds. Due to latency of the FLTn, ALMn, and PGOOD indicators, it is possible that VDRV asserts high prior to PGOOD asserting high.





Figure 8-11. TPSI310x-Q1 Typical Start-up (CE = VDDP, FLTn\_CMP = 0, ALMn\_CMP = 0)

Figure 8-12 shows start up sequence where VDDP, CE, and EN signals are tied together.

- At T1: VDDP powers up the device. FLTn, ALMn, and PGOOD are asserted low.
- At T2 and T3: TPSI310x-Q1 begins to transfer power from VDDP to the secondary side for a fixed burst period (25µs typical), which begins to charge up the VDDH and VDDM secondary side rails.
- At T4: VDRV asserts high when both VDDH and VDDM are above their UVLO thresholds.
- At T5, T6, and T7: After four burst periods, the FLTn, ALMn, and PGOOD are released and begin to reflect their respective status. In this specific example, it is assumed that VDDH and VDDM rails have charged up beyond their UVLO thresholds under the four burst periods (100µs). In this case, due to the PGOOD latency, PGOOD is asserted high after VDRV is asserted high.





Figure 8-12. TPSI310x-Q1 Typical Start-up (CE = EN = VDDP, FLTn\_CMP = 0, ALMn\_CMP = 0)

To reduce average power, the TPSI310x-Q1 transfers power from the primary side to the secondary side in a burst fashion. The period of the burst is fixed while the burst on time is determined internally by the control loop regulating the VDDM voltage. The burst on time is automatically adjusted thereby optimizing power transfer for a given load condition. During power up, the device operates at the highest power setting which helps to quickly charge up the VDDM and VDDH rails.



### 8.5 Device Functional Modes

Table 8-1 summarizes the functional modes for the TPSI310x-Q1 and TPSI310xL-Q1.

### Table 8-1. TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family, Functional Modes (1) (2)

CE	VDDP	VDDH, VDDM	EN	VDRV	PGOOD	COMMENTS
x	Powered Down <sup>(4)</sup>	Powered Down <sup>(6)</sup>	х	L	Hi-Z	Powered Down: VDRV output disabled, keep off circuitry applied.
L	Powered Up <sup>(3)</sup>	Powered Down <sup>(6)</sup>	х	L	L	Disabled Operation: When CE is asserted low, power transfer to the secondary ceases. VDDH and VDDM rails discharge pending loading. VDRV output disabled, keep off circuitry applied.
ц	Powered Lin <sup>(3)</sup>	Powered Lin <sup>(5)</sup>	L	L	Н	Normal Operation: VDRV output state
	I owered op	Fowered Op	H	Н	Н	follows logic state of EN logic state.
x	Powered Down <sup>(4)</sup>	Powered Up <sup>(5)</sup>	х	L	L	Disabled Operation: When VDDP is powered down, output driver is disabled automatically. If sufficient VDDP power is available, VDRV is disabled within the propagation delay, otherwise after the timeout duration. Keep off circuitry applied.

No alarm or fault conditions present (FLTn\_CMP = ALMn\_CMP = 0). (1)

(2) X: do-not-care.

 $V_{VDDP} \ge VDDP_UVLO$  threshold. (3)

 $V_{VDDP} < VDDP_UVLO$  threshold. (4)

 $V_{VDDH} \ge VDDH_UVLO$  threshold and  $V_{VDDM} \ge VDDM_UVLO$  threshold. (5)

V<sub>VDDH</sub> <VDDH UVLO threshold or V<sub>VDDM</sub> < VDDM UVLO threshold. (6)

Table 8-2 summarizes fault and comparator functional behavior.

### Table 8-2. FLTn, ALMn Functional Behavior (1)

CE <sup>(2)</sup>	FLTn_CMP <sup>(3)</sup>	ALMn_CMP <sup>(4)</sup>	FLTn <sup>(5)</sup>	ALMn <sup>(5)</sup>	COMMENTS
L	Х	х	L	L	VDRV output disabled, keep off circuitry applied.
Н	L	L	Hi-Z	Hi-Z	VDRV output follows state of EN pin.
Н	L	Н	Hi-Z	L	Fault detected. VDRV output asserted low until recovery timer elapses. On latched fault devices, VDRV asserts low and remains low until EN asserts low then high and recovery timer elapses.
Н	Н	L	L	Hi-Z	Alarm detected. VDRV output unchanged.
Н	Н	Н	L	L	Fault and alarm detected. VDRV output asserted low until recovery timer elapses. On latched fault devices, VDRV asserts low and remains low until EN asserts low then high and recovery timer elapses.

Assumes  $V_{VDDP} \ge VDDP_UVLO$  threshold and device is fully powered in steady state conditions. (1)

(2) L:  $V_{CE} < V_{IT\_-(CE)}$ , H:  $V_{CE} \ge V_{IT\_+(CE)}$ . (3) L:  $V_{FLTn\_CMP} < V_{REF}$ , H:  $V_{FLTn\_CMP} \ge V_{REF}$ . (4) L:  $V_{ALMn\_CMP} < V_{REF}$ , H:  $V_{ALMn\_CMP} \ge V_{REF}$ . (5) Hi-Z: Open-drain output disabled, L: Open-drain output enabled.



## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TPSI310x-Q1 is a fully integrated, isolated switch driver with integrated bias, which when combined with an external power switch, forms a complete isolated solid state relay solution. With a nominal gate drive voltage of 17V with 1.5A and 3.0A peak source and sink current, a large variety of external power switches such as MOSFETs, IGBTs, or SCRs can be chosen to meet a wide range of applications. The TPSI310x-Q1 generates its own secondary bias supply from the power received from its primary side, so no isolated secondary supply bias is required.

The secondary side provides a regulated, floating supply rail of 17V for driving a large variety of power switches with no need for a secondary bias supply. The TPSI310x-Q1 can support driving single power switch, dual back-to-back, parallel power switches for a variety of AC or DC applications. The TPSI310x-Q1 integrated isolation protection is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than those found using traditional mechanical relays and optocouplers.

The TPSI310x-Q1 integrates a communication back-channel that transfers various status information from the secondary side to the primary side via open-drain outputs, PGOOD (Power Good),  $\overline{FLT1}$  (Fault 1), and  $\overline{ALM1}$  (Alarm 1). Two high-speed comparators with an integrated shared voltage reference are used to assert  $\overline{FLT1}$  and  $\overline{ALM1}$ . When the comparator input,  $FLT1\_CMP$ , exceeds the voltage reference, the driver is immediately asserted low and  $\overline{FLT1}$  on the primary side is driven low after some latency, indicating a fault has occurred. This is useful for directly disabling the external switch from the secondary on critical events with low latency, such as short circuit detection. When the comparator input,  $ALM1\_CMP$ , exceeds the voltage reference,  $\overline{ALM1}$  signal is asserted low on the primary side, but no action is taken by the driver. This may be useful as an alarm or warning indicator.

The various devices offered in the family can be used in a broad range of applications, with just some examples shown here. Figure 9-1 shows a simplified schematic of a shunt based overcurrent protection for DC applications. As the voltage increases across  $R_{SHUNT}$ , an alarm event is triggered upon crossing the VREF threshold of the alarm comparator and  $\overline{ALM1}$  asserts low notifying the system of the event. As the voltage increases further, a fault event is triggered upon crossing the VREF threshold of the fault comparator, which immediately asserts VDRV low to protect the FET and the downstream load. FLT1 asserts low notifying the system of the event.





Figure 9-1. TPSI3100-Q1 overcurrent protection with fault and alarm indicators

Figure 9-2 shows a simplified schematic of a shunt based overcurrent protection using a current sense amplifier for DC applications. The current sense amplifier, with its low input offset, allows for using smaller value  $R_{SHUNT}$  values for lower power losses for larger current ranges. As the voltage increases across  $R_{SHUNT}$ , after being amplified by the current sense amplifier, an alarm event is triggered upon crossing the VREF threshold of the alarm comparator and  $\overline{ALM1}$  asserts low notifying the system of the event. As the voltage increases further, a fault event is triggered upon crossing the VREF threshold of the fault comparator, which immediately asserts VDRV low to protect the FET and the downstream load.  $\overline{FLT1}$  asserts low notifying the system of the event.



### Figure 9-2. TPSI310x-Q1 overcurrent protection with current sense amplifier, fault and alarm indicators

Figure 9-3 shows a simplified schematic of a shunt based overcurrent protection for AC applications. As the positive AC voltage increases across  $R_{SHUNT1}$ , a fault event is triggered upon crossing the VREF threshold of the first fault comparator, which immediately asserts VDRV low to protect the back-to-back FETs and the downstream load. FLT1 asserts low notifying the system of the event. Similarly, as the negative AC voltage



increases across R<sub>SHUNT2</sub>, a fault event is triggered upon crossing the VREF threshold of the second fault comparator, which immediately asserts VDRV low. FLT2 asserts low notifying the system of the event.



### Figure 9-3. TPSI3110-Q1 Bi-directional overcurrent protection with fault indicators

Figure 9-4 shows a simplified schematic of a shunt based overcurrent protection using dual current sense amplifiers for AC applications. In this topology, a single shunt resistor is used. The top current sense amplifier connects its IN+ and IN- pins across  $R_{SHUNT}$ , where the second current sense amplifier reverses its input connections. As the positive AC voltage increases across  $R_{SHUNT}$ , after being amplified by the top current sense amplifier, a fault event is triggered upon crossing the VREF threshold of the first fault comparator, which immediately asserts VDRV low to protect the back-to-back FETs and the downstream load. FLT1 asserts low notifying the system of the event. Similarly, as the negative AC voltage increases across  $R_{SHUNT}$ , a fault event is triggered upon crossing the VREF threshold of the immediately asserts VDRV low. Similarly, as the negative AC voltage increases across  $R_{SHUNT}$ , a fault event is triggered upon crossing the vent.





# Figure 9-4. TPSI311x-Q1 Bi-directional overcurrent protection with current sense amplifiers, fault indicators

Figure 9-5 shows a simplified schematic of overcurrent protection using DESAT protection for DC applications. This method is commonly used with IGBT power transistors. When the IGBT is off, FLT1\_CMP is driven low internally by the TPSI3133-Q1. When the driver is being enabled, the voltage on FLT1\_CMP begins to rise. As the IGBT turns on, under normal load conditions, its  $V_{CE}$  drops quickly which causes the voltage on FLT1\_CMP to remain below the fault comparator threshold. The time for when FLT1\_CMP is released and  $V_{CE}$  has dropped enough to keep a false fault event from being detected, is known as the blanking time. Adjusting RESP value can help increase the required blanking time or some capacitance may be added to FLT1\_CMP. If overcurrent conditions occur,  $V_{CE}$  begins to rise until the voltage on FLT1\_CMP reaches the VREF threshold of the fault comparator. VDRV is asserted low to protect the IGBT and the downstream load. FLT1 asserts low notifying the system of the event.







### 9.2 Typical Application

The simplified circuit diagram shown in Figure 9-6 is a typical overcurrent protection application using the TPSI3100-Q1. The circuit uses the alarm comparator to signal a warning to the system via the  $\overline{ALM1}$  status indicator. The current is sensed by the voltage formed across the shunt resistor,  $R_{SHUNT}$ , during load conditions.  $\overline{ALM1}$  asserts low when the alarm threshold is exceeded. The fault comparator is used to detect an overcurrent event and disables the driver at the set overcurrent threshold. The system is notified via the  $\overline{FLT1}$  status indicator asserting low.



Figure 9-6. Typical Overcurrent Protection Application

### 9.2.1 Design Requirements

Table 9-1 lists the design requirements of the TPSI310x-Q1 gate driver. The application requires driving external FETs. It includes circuitry for a two-level overcurrent protection that sends an alarm when the load current exceeds its threshold, and a fault when the load current exceeds its overcurrent threshold. Upon a fault, the driver is immediately disabled to protect the external FET and load. The TPSI3100-Q1 used in this example includes a 0.31V voltage reference.

DESIGN PARAMETERS						
Total gate capacitance	120nC					
FET turn-off time upon fault detection	< 0.5µs					
Supply voltage (VDDP)	5V ±5%					
Overcurrent fault	8A ±10%					
Overcurrent alarm	4A ±10%					
Shunt resistor tolerance	±1%					

### Table 9-1. TPSI310x-Q1 Design Requirements

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 C<sub>DIV1</sub>, C<sub>DIV2</sub> Capacitance

The  $C_{DIV1}$  and  $C_{DIV2}$  capacitors required depends on the amount of drop that can be tolerated on the VDDH rail during switching of the external load. The charge stored on the  $C_{DIV1}$  and  $C_{DIV2}$  capacitors is used to provide the current to the load during switching. During switching, charge sharing occurs and the voltage on VDDH drops. At a minimum, TI recommends that the total capacitance formed by the series combination of  $C_{DIV1}$  and  $C_{DIV2}$  be sized to be at least 30 times the total gate capacitance to be switched. This sizing results in an approximate 0.5V



(3)

(5)

drop of the VDDH supply rail that is used to supply power to the VDRV signal. Equation 2 and Equation 3 can be to used to calculate the amount of capacitance required for a specified voltage drop.

 $C_{DIV1}$  and  $C_{DIV2}$  must be of the same type and tolerance.

$$C_{DIV1} = \left(\frac{n+1}{n}\right) \times \frac{Q_{LOAD}}{\Delta V}, \ n \ge 3.0$$
<sup>(2)</sup>

$$C_{DIV2} = n \times C_{DIV1}, n \ge 3.0$$

where

- n is a real number greater than or equal to 3.0.
- C<sub>DIV1</sub> is the external capacitor from VDDH to VDDM.
- C<sub>DIV2</sub> is the external capacitor from VDDM to VSSS.
- Q<sub>LOAD</sub> is the total charge of the load from VDRV to VSSS.
- $\Delta V$  is the voltage drop on VDDH when switching the load.

### Note

 $C_{DIV1}$  and  $C_{DIV2}$  represent absolute capacitor and components selected must be adjusted for tolerances and any derating necessary to achieve the required capacitance.

Larger values of  $\Delta V$  can be used in the application, but excessive droop can cause the VDDH undervoltage lockout falling threshold ( $V_{VDDH\_UVLO\_F}$ ) to be reached and cause VDRV to be asserted low. Note that as the series combination of  $C_{DIV1}$  and  $C_{DIV2}$  capacitance increases relative to  $Q_{LOAD}$ , the VDDH supply voltage drop decreases, but the initial charging of the VDDH supply voltage during power up increases.

For this design, assuming n = 3 and  $\Delta V$  = 0.5V, then

$$C_{DIV1} = \left(\frac{3+1}{3}\right) \times \frac{120nC}{0.5V} = 320nF \tag{4}$$

$$C_{DIV2} = 3 \times 320nF = 960nF$$

### 9.2.2.2 Start-up Time and Recovery Time

As described in the Section 9.2.2.1 section, the start-up time of the fully discharged VDDH and VDDM rails depends on the amount of capacitance present on the VDDH and VDDM pins, as well as, power being used from VDDM for any auxiliary circuitry. The rate at which this capacitance is charged depends on the amount of power transferred from the primary side to the secondary side. At start up, the power regulation loop transfers more power until the VDDH and VDDM rails reach their steady state values.

### 9.2.2.3 R<sub>SHUNT</sub>, R1, and R2 Selection

The TPSI3100-Q1 has an internal nominal voltage reference ( $V_{REF}$ ) of 0.31V. This reference is shared by the fault and alarm comparator negative inputs.

The alarm event should be detected when the load current, I<sub>LOAD</sub>, reaches 4A nominal. The required shunt resistor can be computed as:

$$R_{SHUNT} = \frac{V_{REF}}{I_{LOAD}} = \frac{0.31V}{4A} = 77.5m\Omega$$
(6)

For this design,  $R_{SHUNT} = 75m\Omega$ , is used. From this, the nominal alarm current,  $I_{ALM}$ , detected can be computed:

$$I_{ALM} = \frac{V_{REF}}{R_{SHUNT}} = \frac{0.31V}{75m\Omega} = 4.13A$$
(7)

The fault event should be detected when the load current,  $I_{LOAD}$ , reaches 8A nominal. This corresponds to a voltage drop across the shunt resistor of  $V_{SENSE\ FLT}$ :

(8)

$$V_{SENSE FLT} = R_{SHUNT} \times I_{OCP} = 75m\Omega \times 8A = 600mV$$

Since the fault comparator threshold of the TPSI3100-Q1 is also the nominal voltage reference ( $V_{REF}$ ) of 0.31V, a resistor divider is required to scale the  $V_{SENSE\_FLT}$  voltage to the comparator input threshold ( $V_{REF}$ ). The divider ratio (DIV) required can be calculated from:

$$DIV = \frac{V_{REF}}{V_{SENSE\_FLT}} = \frac{0.31V}{0.6V} = 0.517$$
(9)

$$DIV = \frac{R2}{R1 + R2} \tag{10}$$

For this design, the divider (DIV) was selected as 0.5. Therefore, R1 = R2. This leads to a nominal overcurrent of:

$$I_{OCP} = \frac{V_{REF}}{DIV \times R_{SHUNT}} = \frac{0.31V}{0.5 \times 75m\Omega} = 8.27A$$
 (11)

The power dissipated in the shunt resistor while remaining at the alarm condition can be computed as:

$$P_{SHUNT\_ALM} = I_{ALM}^2 \times R_{SHUNT} = (4.13A)^2 \times 75m\Omega = 1.28W$$
 (12)

Similarly, the power dissipated in the shunt resistor at the overcurrent condition can be computed as:

$$P_{SHUNT_OCP} = I_{OCP}^2 \times R_{SHUNT} = (8.27A)^2 \times 75m\Omega = 5.13W$$
 (13)

A power rating for the shunt resistor should be chosen that is sufficient to handle these power conditions compared to those experienced during normal loading. If the system can take necessary action in a timely manner upon an alarm condition, a 2W power rated resistor is deemed sufficient. An overcurrent event causes the driver to be disabled quickly by the TPSI3100-Q1, and the overload current exists for short duration. A more conservative approach is to select a 5W power rated resistor.

### 9.2.2.4 Overcurrent Fault Error

There are several sources of error that contribute to total error in the overcurrent detection accuracy. These include:

- 1. Voltage reference tolerance (includes comparator offset)
- 2. Shunt resistor tolerance
- 3. Divider resistor tolerances

For this design, an overcurrent protection accuracy of  $\pm 10\%$  is required. The voltage reference tolerance of the TPSI3100-Q1 can be found in the *Electrical Characteristics* section of the data sheet and includes the comparator offset error.

The resistor tolerances of the resistor divider are chosen as 1%. The reference voltage tolerance is  $\pm 1.5\%$ . Lastly, the selected shunt resistor tolerance is  $\pm 1\%$ .

It is assumed that all error contributors are independent variables, so that the total expected error adds in a root mean squared fashion as follows:

$$\% Err_{OCP\_TOTAL} = \left[\% Err_{VREF}^{2} + \% Err_{R1}^{2} + \% Err_{R2}^{2} + \% Err_{RSHUNT}^{2}\right]^{0.5}$$
(14)

$$\% Err_{OCP\_TOTAL} = \left[ (1.5\%)^2 + (1\%)^2 + (1\%)^2 + (1\%)^2 \right]^{0.5} = 2.3\%$$
(15)



### 9.2.2.5 Overcurrent Alarm Error

The total error for the alarm or warning indicator is similar to the overcurrent protection total error except the error contribution due to the resistor divider does not affect the total error. As before, it is assumed that all error contributors are independent variables, so that the total expected error adds in a root mean squared fashion as follows:

$$\% Err_{ALM\_TOTAL} = \left[\% Err_{VREF}^{2} + \% Err_{RSHUNT}^{2}\right]^{0.5}$$
(16)

$$\% Err_{ALM\_TOTAL} = \left[ (1.5\%)^2 + (1\%)^2 \right]^{0.5} = 1.8\%$$
(17)

### 9.2.2.6 VDDP Capacitance, C<sub>VDDP</sub>

For this design, 1µF in parallel with 100nF is used.

### 9.2.3 Application Curves



### Figure 9-7. Overcurrent Protection Typical Timing and Behavior

- At t<sub>0</sub>: VDRV is asserted high and the external FETs are supplying load current, I<sub>LOAD</sub>. I<sub>LOAD</sub> is in its normal operating range and is below the alarm level setting of 4A, nominal. ALM1\_CMP and FLT1\_CMP comparator input voltages are below the comparator threshold set by VREF of the TPSI3100-Q1 of 0.31V,nominal). ALM1 and FLT1 faults are asserted high pulled-up by external resistor pull-ups to VDDP.
- At t<sub>1</sub>: I<sub>LOAD</sub> current increases and reaches the alarm level setting of 4Å, nominal. ALM1\_CMP comparator input voltage reaches its threshold of 0.31V and ALM1 asserts low within t<sub>ALM\_LATENCY</sub>. VDRV remains asserted high since the FLT1\_CMP comparator input threshold has not been reached. FLT1 remains asserted high pulled-up by the external resistor pull-up to VDDP.
- At t<sub>2</sub>: I<sub>LOAD</sub> current continues to increases and reaches the fault level setting of 8A, nominal. FLT1\_CMP comparator input voltage reaches its threshold of 0.31V and VDRV is quickly asserted low to disable the external FETs. FLT1 asserts low within t<sub>FLT\_LATENCY</sub>. ALM1 remains asserted low since the ALM1\_CMP comparator input exceeds its threshold.
- At t<sub>3</sub>: Since the FETs have been turned off, I<sub>LOAD</sub>, is removed. FLT1\_CMP and ALM1\_CMP comparator inputs drop below their thresholds, settling to VSSS. VDRV remains asserted low keeping the external FETs off for t<sub>REC\_VDRV</sub>. FLT1 and ALM1 assert high within t<sub>FLT\_LATENCY</sub> and t<sub>ALM\_LATENCY</sub>, respectively indicating to the system that fault and alarm conditions have been removed.
- At t<sub>4</sub>: VDRV asserts high again since EN remains high, t<sub>REC\_VDRV</sub> time has elapsed, and the fault condition is no longer present. The external FETs are enabled and supply I<sub>LOAD</sub> in its normal operating range.



Figure 9-8 shows a typical waveform capture. At time 0µs, a load current ( $I_{LOAD}$ ) pulse of over 5A is applied. Since this is above the alarm comparator threshold of 4.13A, ALM1 indicator is asserted low within  $t_{ALM\_LATENCY}$ , in this case, near time 5µs. Approximately at time 15µs, a load current pulse of over 10A is applied. Since this is above the fault comparator threshold of 8.27A, VDRV is quickly asserted low to protect the power FET, and  $I_{LOAD}$  drops to 0A. FLT1 is asserted low within  $t_{FLT\_LATENCY}$ , in this case, near time 30µs. Both the fault and alarm comparator thresholds are exceeded on the second load current pulse. After  $I_{LOAD}$  falls below both the fault and alarm comparator thresholds, ALM1 and FLT1 assert high near time 55µs, indicating no alarm or fault is present. VDRV remains asserted low until  $t_{REC\_VDRV}$  time elapses, near time 180µs.



Figure 9-8. Overcurrent Protection and VDRV Auto-recovery

### 9.3 Power Supply Recommendations

To help ensure a reliable supply voltage, TI recommends that the  $C_{VDDP}$  capacitance from VDDP to VSSP consists of a 0.1µF bypass capacitor for high frequency decoupling in parallel with a 1µF for low frequency decoupling. Low-ESR and low-ESL capacitors must be connected close to the device between the VDDP and VSSP pins.

### 9.4 Layout

### 9.4.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family. Some key guidelines are:

- Component placement:
  - Place the driver as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
  - Connect low-ESR and low-ESL capacitors close to the device between the VDDH and VDDM pins and the VDDM and VSSS pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - Connect low-ESR and low-ESL capacitors close to the device between the VDDP and VSSP pins.
  - Minimize parasitic capacitance on the RESP pin.
- Grounding considerations:
  - Limit the high peak currents that charge and discharge the transistor gates to a minimal physical area.
     This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors.
     Place the gate driver as close as possible to the transistors.
  - Connect the driver VSSS to the Kelvin connection of MOSFET source or IGBT emitter. If the power device does not have a split Kelvin source or emitter, connect the VSSS pin as close as possible to the source or emitter terminal of the power device package to separate the gate loop from the high power switching loop.
- EMI considerations:



The TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family employs spread spectrum modulation (SSM) for optimized EMI performance. Depending on the system requirements and safety preferences of the system designer, additional measures to minimize EMI can be takes as follows:

- Inductive components: A pair of ferrite beads or a common mode choke can be placed in series with VDDP supply and VSSP ground to increase the common mode loop impedance.
- Capacitive components: Most designs already employ discrete Y capacitors or include parasitic Y capacitance between the high voltage and low voltage domains. Incorporating this Y capacitance on the same board as the TPSI310x-Q1, TPSI311x-Q1, TPSI312x-Q1, and TPSI3133-Q1 family, provides a capacitive return path from the secondary side to the primary side.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. TI recommends a PCB cutout or groove to prevent contamination that can compromise the isolation performance.
- Thermal considerations:
  - Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ<sub>JB</sub>).
  - If the system has multiple layers, TI also recommends connecting the VDDH and VSSS pins to internal ground or power planes through multiple vias of adequate size. These vias must be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.

### 9.4.2 Layout Example

Figure 9-9 shows a PCB layout example with the signals and key components labeled.



Figure 9-9. Layout example



## **10 Device and Documentation Support**

### **10.1 Documentation Support**

### 10.1.1 Related Documentation

For related documentation see the following:

• Texas Instruments, Isolation Glossary

### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2023) to Revision A (November 2024)							
•	Changed the document status From: Advance Information To: Production Data	1					

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPSI3100LQDVXRQ1	ACTIVE	SO-MOD	DVX	16	1000	TBD	Call TI	Call TI	-40 to 125		Samples
TPSI3100QDVXRQ1	ACTIVE	SO-MOD	DVX	16	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TI3100Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

### OTHER QUALIFIED VERSIONS OF TPSI3100-Q1 :

Catalog : TPSI3100

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



 	_

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSI3100QDVXRQ1	SO-MOD	DVX	16	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Dec-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSI3100QDVXRQ1	SO-MOD	DVX	16	1000	350.0	350.0	43.0

# **PWP 24**

# **GENERIC PACKAGE VIEW**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

4.4 x 7.6, 0.65 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DVX0016A**



# **PACKAGE OUTLINE**

# SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



# DVX0016A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DVX0016A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2.6 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated