


TPS6208x, 3-A Step-Down Converter With Hiccup Short-Circuit Protection in 2-mm × 2-mm VSON Package

1 Features

- DCS-Control[™] topology
- Up to 95% efficiency
- Hiccup short-circuit protection
- Power save mode for light load efficiency
- 100% duty cycle for lowest dropout
- 2.5-V to 6.0-V input voltage range
- 17-µA operating quiescent current
- 0.8-V to V_{IN} adjustable output voltage
- 1.8-V and 3.3-V fixed output voltage
- Output discharge
- Power good output
- Thermal shutdown protection
- Available in 2-mm × 2-mm VSON package
- Create a custom design using the:
 - TPS62085 WEBENCH® Power Designer
 - TPS62086 WEBENCH® Power Designer
 - TPS62087 WEBENCH® Power Designer

2 Applications

- Battery-powered applications
- Point-of-load
- **Processor supplies**
- Hard disk drives



Typical Application Schematic

3 Description


The TPS62085, TPS62086, and TPS62087 devices high-frequency synchronous step-down converters optimized for small solution size and high efficiency. With an input voltage range of 2.5 V to 6.0 V, common battery technologies are supported. The devices focus on high-efficiency step-down conversion over a wide output current range. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load to maintain high efficiency over the entire load current range.

To address the requirements of system power rails, the internal compensation circuit allows a large selection of external output capacitor values ranging from 10 µF to 150 µF. Together with its DCS-Control architecture, excellent load transient performance and output voltage regulation accuracy are achieved. The devices are available in a 2-mm × 2-mm VSON package.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS62085		
TPS62086	VSON (7)	2.00 mm × 2.00 mm
TPS62087		

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Efficiency

Table of Contents

	iabic oi	Contents	
1 Features	1	8.4 Device Functional Modes	9
2 Applications	1	9 Application and Implementation	10
3 Description	1	9.1 Application Information	10
4 Revision History		9.2 Typical Application	10
5 Device Options		10 Power Supply Recommendations	
6 Pin Configuration and Functions	3	11 Layout	
7 Specifications		11.1 Layout Guidelines	
7.1 Absolute Maximum Ratings		11.2 Layout Example	
7.2 ESD Ratings		11.3 Thermal Considerations	
7.3 Recommended Operating Conditions		12 Device and Documentation Support	17
7.4 Thermal Information		12.1 Device Support	
7.5 Electrical Characteristics		12.2 Documentation Support	
7.6 Typical Characteristics		12.3 Receiving Notification of Documentation	
8 Detailed Description		12.4 Support Resources	
8.1 Overview		12.5 Trademarks	
8.2 Functional Block Diagram8.3 Feature Description		12.6 Electrostatic Discharge Caution	
4 Revision History			
NOTE: Page numbers for previous revisions to Changes from Revision B (July 2018) to Re	-		Page
Changed maximum I _{PG,LKG} specification u	ıp to 125°C	cross-references throughout the document Τ _J from 0.16 μA to 0.25 μA in <i>Electrical Chara</i>	acteristics
Changes from Revision A (June 2015) to R	Revision B	(July 2018)	Page
 Changed package name from QFN to VS0 	ON in the F	eatures list	1
• • •			
		ings table	
		_	
 Changed fpem 10: fpem in Equation 1 			

Changes from Revision * (October 2013) to Revision A (June 2015)

Page



5 Device Options

PART NUMBER ⁽¹⁾	OUTPUT VOLTAGE
TPS62085RLT	Adjustable
TPS62086RLT	3.3 V
TPS62087RLT	1.8 V

⁽¹⁾ For detailed ordering information, please check the Section Mechanical, Packaging, and Orderable Information section at the end of this datasheet.

6 Pin Configuration and Functions




Figure 6-1. RLT Package 7-Pin VSON Top View

Table 6-1. Pin Functions

PII	N	I/O	DESCRIPTION	
NAME	NO.	",0	DESCRIPTION	
EN	1	IN	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pulldown resistor of typically 400 k Ω when the device is disabled.	
FB	3	IN	Feedback pin. For the fixed output voltage versions this pin must be connected to the output voltage.	
GND	5		Ground pin.	
PG	2	OUT	Power good open drain output pin. The pullup resistor can not be connected to any voltage higher than 6 V. If unused, leave it floating.	
SW	6	PWR	Switch pin of the power stage.	
VIN	7	PWR	Input voltage pin.	
VOS	4	IN	Output voltage sense pin. This pin must be directly connected to the output capacitor.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, FB, VOS, EN, PG	-0.3	7	
Voltage at Pins ⁽²⁾	SW (DC)	-0.3	V _{IN} + 0.3	V
	SW (AC, less than 100ns) ⁽³⁾	-3	11	
Temperature	Operating Junction, T _J	-40	150	°C
Temperature	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to network ground terminal.
- (3) While switching.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT
V _{IN}	Input voltage range	2.5		6	V
I _{SINK_PG}	Sink current at PG pin			1	mA
V_{PG}	Pullup resistor voltage			6	V
T _J	Operating junction temperature	-40		125	°C

⁽¹⁾ Refer to Section 9 for further information.

7.4 Thermal Information

		TPS6208x	
	THERMAL METRIC ⁽¹⁾	RLT [VSON]	UNIT
		7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	66.2	°C/W
R _{0JB}	Junction-to-board thermal resistance	17.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 T_J = -40 °C to 125 °C, and V_{IN} = 3.6 V. Typical values are at T_J = 25 °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	(
V _{IN}	Input voltage range		2.5		6	V
IQ	Quiescent current into VIN	No load, device not switching T _J = -40 °C to 85 °C, V _{IN} = 2.5 V to 5.5 V		17	25	μΑ
I _{SD}	Shutdown current into VIN	EN = Low, T _J = -40 °C to 85 °C, V _{IN} = 2.5 V to 5.5 V		0.7	5	μΑ
V	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
V_{UVLO}	Undervoltage lockout hysteresis	V _{IN} rising		200		mV
	Thermal shutdown threshold	T _J rising		150		°C
T_{JSD}	Thermal shutdown hysteresis	T_J falling		20		°C
LOGIC I	NTERFACE EN		11.			
V _{IH}	High-level input voltage	V _{IN} = 2.5 V to 6.0 V	1.0			V
V _{IL}	Low-level input voltage	V _{IN} = 2.5 V to 6.0 V			0.4	V
I _{EN,LKG}	Input leakage current into EN pin	EN = High		0.01	0.16	μA
R _{PD}	Pulldown resistance at EN pin	EN = Low		400		kΩ
SOFT S	TART, POWER GOOD		L			
t _{SS}	Soft-start time	Time from EN high to 95% of V _{OUT} nominal		8.0		ms
	Power good threshold	V _{OUT} rising, referenced to V _{OUT} nominal	93%	95%	98%	
V_{PG}		V _{OUT} falling, referenced to V _{OUT} nominal	88%	90%	93%	
$V_{PG,OL}$	Low-level output voltage	I _{sink} = 1 mA			0.4	V
I _{PG,LKG}	Input leakage current into PG pin	V _{PG} = 5.0 V, T _J = -40 °C to 85 °C		0.01	0.16	μA
I _{PG,LKG}	Input leakage current into PG pin	V _{PG} = 5.0 V		0.01	0.25	μA
OUTPU	т					
	Output voltage range, TPS62085		0.8		V _{IN}	V
V_{OUT}	Output voltage accuracy,	I _{OUT} = 1 A, V _{IN} ≥ V _{OUT} + 1 V, PWM mode	-1.0%		1.0%	
	TPS62086, TPS62087 ⁽¹⁾	I _{OUT} = 0 A, V _{IN} ≥ V _{OUT} + 1 V, PSM mode	-1.0%		2.1%	
.,		I _{OUT} = 1A , V _{IN} ≥ V _{OUT} + 1 V, PWM mode	792	800	808	.,
V_{FB}	Feedback regulation voltage ^{(1) (2)}	I _{OUT} = 0 A, V _{IN} ≥ V _{OUT} + 1 V, PSM mode	792	800	817	mV
I _{FB,LKG}	Feedback input leakage current	V _{FB} = 1 V		0.01	0.1	μA
R _{DIS}	Output discharge resistor	EN = LOW, V _{OUT} = 1.8 V		260		Ω
	Line regulation	I _{OUT} = 1 A, V _{IN} = 2.5 V to 6.0 V		0.02		%/V
	Load regulation	I _{OUT} = 0.5 A to 3 A		0.16		%/A
POWER	SWITCH	'	1			
	High-side FET ON-resistance	I _{SW} = 500 mA		31	56	mΩ
R _{DS(on)}	Low-side FET ON-resistance	I _{SW} = 500 mA		23	45	mΩ
I _{LIM}	High-side FET switch current limit		3.7	4.6	5.5	Α
f _{SW}	PWM switching frequency	I _{OUT} = 1 A		2.4		MHz
	<u> </u>					

⁽¹⁾ For more information, see Section 8.3.1.

⁽²⁾ Conditions: L = 0.47 μ H, C_{OUT} = 22 μ F



7.6 Typical Characteristics




Figure 7-1. Switching Frequency




8 Detailed Description

8.1 Overview

The TPS62085, TPS62086, and TPS62087 synchronous step-down converters are based on the DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PSM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. Fixed output voltage version provides smallest solution size combined with lowest no load current. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power Save Mode

As the load current decreases, the TPS62085, TPS62086, and TPS62087 enter Power Save Mode (PSM) operation. During Power Save Mode, the converter operates with reduced switching frequency and with a minimum quiescent current maintaining high efficiency. The power save mode occurs when the inductor current



becomes discontinuous. Power Save Mode is based on a fixed on-time architecture, as related in Equation 1. The switching frequency over the whole load current range is also shown in Figure 7-1 for a typical application.

$$t_{ON} = 420 \text{ ns} \times \frac{V_{OUT}}{V_{IN}}$$

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(1)

In Power Save Mode, the output voltage rises slightly above the nominal output voltage, as shown in Figure 9-7. This effect is minimized by increasing the output capacitor or inductor value. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22-µF output capacitor.

During PAUSE period in PSM (shown in Figure 8-1), the device does not change the PG pin state nor does it detect an UVLO event, in order to achieve a minimum quiescent current and maintain high efficiency at light loads.




Figure 8-1. Power Save Mode Waveform Diagram

8.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L)$$
(2)

with

- V_{IN,MIN} = Minimum input voltage to maintain an output voltage
- I_{OUT,MAX} = Maximum output current
- R_{DS(on)} = High-side FET ON-resistance
- R_L = Inductor ohmic resistance (DCR)

8.3.3 Soft Start

The TPS62085, TPS62086, and TPS62087 have an internal soft-start circuitry which monotonically ramps up the output voltage and reaches the nominal output voltage during a soft-start time of typically 0.8 ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to start into a prebiased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

8.3.4 Switch Current Limit and Hiccup Short-Circuit Protection

The switch current limit prevents the devices from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM}, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. When this switch current limits is triggered 32 times, the devices stop switching and enable the output discharge. The devices then automatically start a new start-up after a typical delay time of 66 µs has passed. This is named HICCUP short-circuit protection. The devices repeat this mode until the high load condition disappears.

8.3.5 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) is implemented, which shuts down the devices at voltages lower than V_{UVLO} with a hysteresis of 200 mV.

8.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching when the junction temperature exceeds T_{JSD}. When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

8.4 Device Functional Modes

8.4.1 Enable and Disable

The devices are enabled by setting the EN pin to a logic HIGH. Accordingly, shutdown mode is forced if the EN pin is pulled LOW with a shutdown current of typically 0.7 µA.

In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 260 Ω discharges the output through the VOS pin smoothly. The output discharge function also works when thermal shutdown, UVLO, or short-circuit protection are triggered.

An internal pulldown resistor of 400 k Ω is connected to the EN pin when the EN pin is LOW. The pulldown resistor is disconnected when the EN pin is HIGH.

8.4.2 Power Good

The TPS62085, TPS62086, and TPS62087 have a power good output. The power good goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 6 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used. Table 8-1 shows the PG pin logic.

Table 8-1. PG Pin Logic

	DEVICE CONDITIONS		LOGIC STATUS		
			LOW		
Enable	EN = High, V _{FB} ≥ V _{PG}	√			
Lilable	EN = High, V _{FB} < V _{PG}		√		
Shutdown	EN = Low		√		
Thermal Shutdown	$T_{J} > T_{JSD}$		V		
UVLO	0.5 V < V _{IN} < V _{UVLO}		√		
Power Supply Removal	$V_{IN} \le 0.5 \text{ V}$	V			

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS62085 is a synchronous step-down converter in which output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference. The TPS62086 and TPS62087 devices provide a fixed output voltage which does not need an external resistor divider.

9.2 Typical Application




Figure 9-1. 1.2-V Output Voltage Application

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 as the input parameters.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage	2.5 V to 6 V			
Output voltage	1.2 V			
Output ripple voltage	<20 mV			
Maximum output current	3 A			

Table 9-2 lists the components used for the example.

Table 9-2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10 μF, Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BR71A106ME51L	Murata
C2	22 μF, Ceramic capacitor, 6.3 V, X5R, size 0805, GRM21BR60J226ME39L	Murata
L1	0.47 μH, Power Inductor, size 4 mm × 4 mm × 1.5 mm, XFL4015-471ME	Coilcraft
R1	Depending on the output voltage, 1%, size 0603; 0 Ω for TPS62086, TPS62087	Std
R2	162 kΩ, Chip resistor, 1/16 W, 1%, size 0603; open for TPS62086, TPS62087	Std
R3	1 MΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62085 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS62086 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS62087 device with the WEBENCH® Power Designer.

- Instruments
- Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Setting The Output Voltage

The output voltage is set by an external resistor divider according to Equation 3:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
(3)

R2 must not be higher than 180 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity. Lowest operating quiescent current and best output voltage accuracy are achieved with the fixed output voltage versions. For the fixed output voltage versions, the FB pin must be connected to the output.

9.2.2.3 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify the selection process, Table 9-3 outlines possible inductor and capacitor value combinations for most applications.

Table 9-3. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [μH] ⁽²⁾	NOMINAL C _{OUT} [µF] ⁽³⁾									
NOMINAL L [µII]	10	22	47	100	150					
0.47		+(1)	+	+	+					
1	+	+	+	+	+					
2.2										

- Typical application configuration. Other '+' mark indicates recommended filter combinations.
- Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%
- Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary

9.2.2.4 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 4 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$
(4)

where



- I_{OUT,MAX} = Maximum output current
- ΔI_L = Inductor current ripple
- f_{SW} = Switching frequency
- L = Inductor value

TI recommends choosing the saturation current for the inductor 20% to 30% higher than the $I_{L,MAX}$, out of Equation 4. A higher inductor value is also useful to lower ripple current but increases the transient response time as well. The following inductors are recommended to be used in designs.

Table 9-4. List of Recommended Inductors

INDUCTANCE [µH]	CURRENT RATING [A]	DIMENSIONS L × W × H [mm ³]	DC RESISTANCE [mΩ typical]	PART NUMBER
0.47	6.6	4 × 4 × 1.5	7.6	Coilcraft XFL4015-471
0.47	6.7	3.2 × 2.5 × 1.2	23	Murata DFE322512F-R47N
1	5.1	4 × 4 × 2	10.8	Coilcraft XFL4020-102

9.2.2.5 Capacitor Selection

The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 10 μ F is sufficient, though a larger value reduces input current ripple.

The architecture of the TPS62085, TPS62086, and TPS62087 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 22 μ F; this capacitance can vary over a wide range as outline in the output filter selection table. Output capacitors above 150 μ F may be used with a reduced load current during startup to avoid triggering the short circuit protection.

A feed-forward capacitor is not required for device proper operation.

9.2.3 Application Curves

 V_{IN} = 3.6 V, V_{OUT} = 1.2 V, T_A = 25°C, unless otherwise noted


Table 9-5. Table of Graphs

		FIGURE
	TPS62085, V _{OUT} = 0.95 V	Figure 9-2
Efficiency	TPS62085, V _{OUT} = 1.2 V	Figure 9-3
Efficiency	TPS62086, V _{OUT} = 3.3 V	Figure 9-4
	TPS62087, V _{OUT} = 1.8 V	Figure 9-5
Line Regulation	TPS62085	Figure 9-6
Load Regulation	TPS62085	Figure 9-7
Switching Frequency	TPS62085	Figure 7-1




Table 9-5. Table of Graphs (continued)

		FIGURE
	TPS62085, PWM Operation (Load = 3 A)	Figure 9-8
	TPS62085, PSM Operation (Load = 100 mA)	Figure 9-9
	TPS62085, Load Sweep (Load = Open to 3 A)	Figure 9-10
	TPS62085, Start-Up (Load = 0.47 Ω)	Figure 9-11
	TPS62085, Start-Up (Load = Open)	Figure 9-12
Waveforms	TPS62085, Shutdown (Load = 0.47Ω)	Figure 9-13
wavelonns	TPS62085, Shutdown (Load = Open)	Figure 9-14
	TPS62085, Load Transient (Load = 0.5 A to 3 A)	Figure 9-15
	TPS62085, Load Transient (Load = 50 mA to 3 A)	Figure 9-16
	TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω, Entry)	Figure 9-17
	TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω, Recovery)	Figure 9-18
	TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω, HICCUP Zoom In)	Figure 9-19














10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.5 V to 6 V. Ensure that the input power supply has a sufficient current rating for the application.

11 Layout

11.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the TPS62085, TPS62086, and TPS62087 devices.

The input and output capacitors and the inductor must be placed as close as possible to the IC. This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance. The low side of the input and output capacitors must be connected directly to the GND pin to avoid a ground potential shift. The sense traces connected to FB and VOS pins are signal traces. Special care must be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small. GND layers might be used for shielding. Keep these traces away from SW nodes. See Figure 11-1 for the recommended PCB layout.

11.2 Layout Example




Figure 11-1. PCB Layout Recommendation

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- · Improving the power dissipation capability of the PCB design
- · Introducing airflow in the system

The Thermal Data section in the *TPS62085EVM-169 Evaluation Module User's Guide* (SLVU809) provides the thermal metric of the device on the EVM after considering the PCB design of real applications. The big copper planes connecting to the pads of the IC on the PCB improve the thermal performance of the device. For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, SZZA017 and SPRA953.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62085 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS62086 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS62087 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- TPS62085EVM-169 Evaluation Module User's Guide, SLVU809
- Thermal Characteristics Application Note, SZZA017
- Thermal Characteristics Application Note, SPRA953

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

DCS-Control™ is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

All trademarks are the property of their respective owners.



12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 29-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62085RLTR	ACTIVE	VSON-HR	RLT	7	3000	RoHS & Green	Call TI SN MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD5Q	Samples
TPS62085RLTT	ACTIVE	VSON-HR	RLT	7	250	RoHS & Green	Call TI SN MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD5Q	Samples
TPS62086RLTR	ACTIVE	VSON-HR	RLT	7	3000	RoHS & Green	Call TI MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD4Q	Samples
TPS62086RLTT	ACTIVE	VSON-HR	RLT	7	250	RoHS & Green	Call TI MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD4Q	Samples
TPS62087RLTR	ACTIVE	VSON-HR	RLT	7	3000	RoHS & Green	Call TI MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD3Q	Samples
TPS62087RLTT	ACTIVE	VSON-HR	RLT	7	250	RoHS & Green	Call TI MATTE SN	Level-1-260C-UNLIM	-40 to 125	PD3Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 29-Dec-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 26-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62085RLTR	VSON- HR	RLT	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62085RLTT	VSON- HR	RLT	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2


www.ti.com 26-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62085RLTR	VSON-HR	RLT	7	3000	210.0	185.0	35.0
TPS62085RLTT	VSON-HR	RLT	7	250	210.0	185.0	35.0

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 5. Vias should not be placed on soldering pads unless they are plugged or plated shut.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated