

Technical documentation



Support & training



TPS562207 SLUSDR7B - JANUARY 2020 - REVISED APRIL 2021

TPS562207 4.3-V to 17-V Input, 2-A Synchronous Buck Converter in SOT563

1 Features

- 2-A converter integrated 140-m Ω and 84-m Ω FETs
- D-CAP2[™] mode control with fast transient response
- Input voltage range: 4.3 V to 17 V ٠
- Output voltage range: 0.804 V to 7 V
- Forced continuous conduction mode •
- 580-kHz switching frequency
- Low shutdown current less than 3 µA •
- 2% feedback voltage accuracy (25 °C)
- Support pre-bias function
- Cycle-by-cycle over current limit •
- Hiccup-mode over current protection
- Non-latch UVP and TSD protections
- Fixed soft start: 1.2 ms

2 Applications

- Digital TV power supply •
- Smart speaker
- Wired networking
- Digital set top box (STB)
- Surveillance

3 Description

Efficiency

TPS562207 simple, is 2-A а easy-to-use, synchronous buck converter in a SOT563 package.

The device is optimized to operate with minimum external component counts and also optimized to achieve low standby current.


This switch mode power supply (SMPS) device control emplovs D-CAP2 mode providing a fast transient response and supporting both lowequivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components.

TPS562207 Forced operates Continuous in Conduction Mode (FCCM), which maintains fixed switching frequency and output voltage ripple is very small. TPS562207 is available in a 6-pin 1.6-mm × 1.6-mm SOT563 (DRL) package, and specified from a -40°C to 125°C junction temperature.


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
TPS562207	DRL (6)	1.60 mm × 1.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2019, Texas Instruments Incorporated **Simplified Schematic**



TPS562207 Efficiency





Table of Contents

1 Features 2 Applications	
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	6
6.6 Typical Characteristics	7
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	10
7.3 Feature Description	

7.4 Device Functional Modes	11
8 Application and Implementation	12
8.1 Application Information	12
8.2 Typical Application	12
9 Layout	17
9.1 Layout Guidelines	17
9.2 Layout Example	17
10 Device and Documentation Support	18
10.1 Receiving Notification of Documentation Updates	18
10.2 Support Resources	18
10.3 Trademarks	18
10.4 Electrostatic Discharge Caution	18
10.5 Glossary	18
11 Mechanical, Packaging, and Orderable	
Information	18

4 Revision History

Changes from Revision A (June 2020) to Revision B (April 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
Changes from Revision * (January 2020) to Revision A (June 2020)	Page



5 Pin Configuration and Functions




Figure 5-1. DRL Package 6-Pin SOT563 Top View

Table 5-1. Pin Functions

P	PIN	I/O	DESCRIPTION	
NAME	NO.	/V	DESCRIPTION	
VIN	1	I	Input voltage supply pin.	
SW	2	0	Switch node connection between high-side NFET and low-side NFET.	
GND	3	_	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive FB to this GND at a single point.	
BST	4	0	Supply input for the high-side NFET gate drive circuit. Connect 0.1 uF capacitor between BST and SW pin.	
EN	5	I	able input control. Active high and must be pulled up to enable the device.	
FB	6	I	Converter feedback input. Connect to output voltage with feedback resistor divider.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range	$(unless otherwise noted)^{(1)}$
over operating nee-an temperature range	

		MIN	MAX	UNIT
	VIN, EN	-0.3	19	V
	BST	-0.3	25	V
	BST (10 ns transient)	-0.3	27	V
Input voltage	BST (vs SW)	-0.3	6.5	V
	FB	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
Operating junction temper	Dperating junction temperature, T _J		150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{IN}	Supply input voltage range		4.3	17	V
		BST	-0.1	23	
		BST (10 ns transient)	-0.1	26]
		BST (vs SW)	-0.1	6	1
VI	Input voltage range	EN		17	V
		FB	-0.1	5.5	
		SW	-1.8	17	1
		SW (10 ns transient)	-3.5	20	1
TJ	Operating junction temperature		-40	125	°C

6.4 Thermal Information

		TPS562207	
	THERMAL METRIC ⁽¹⁾	DRL	UNIT
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	141.0	°C/W
$R_{\theta JA}_{effective}$	Junction-to-ambient thermal resistance with TI EVM board ⁽²⁾	75	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	42.0	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	25.5	°C/W



THERMAL METRIC ⁽¹⁾ ψ_{JT} Junction-to-top characterization parameter		TPS562207 DRL	UNIT
	Junction-to-top characterization parameter	6 PINS 1.0	°C/W
ΨJI ΨJB	Junction-to-board characterization parameter	25.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

(2) This R_{θJA_effective} is tested on TPS562207EVM board(2 layer, copper thickness is 2 OZ) at V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 2A, TA = 25°C.



6.5 Electrical Characteristics

 $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = 12$ V (unless otherwise noted)


•		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUF	RRENT				I	
I _{VIN}	Operating – non-switching supply current	V _{IN} current, EN = 5 V, V _{FB} = 1 V		590	750	μA
IVINSDN	Shutdown supply current	V _{IN} current, EN = 0 V		1	3	μA
LOGIC THRE	SHOLD					
V _{ENH}	EN high-level input voltage	EN		1.35	1.6	V
V _{ENL}	EN low-level input voltage	EN	0.8	1.05		V
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V	225	400	900	kΩ
V _{FB} VOLTAG	E AND DISCHARGE RESISTA	NCE				
V _{FBTH}	V _{FB} threshold voltage	$T_A = 25^{\circ}C$	788	804	820	mV
I _{FB}	V _{FB} input current	V _{FB} = 1 V		0	±0.1	μA
MOSFET					I	
R _{DS(on)h}	High-side switch resistance	T _A = 25°C, V _{BST} – SW = 5.5 V		140		mΩ
R _{DS(on)l}	Low-side switch resistance	$T_A = 25^{\circ}C$		84		mΩ
CURRENT LI	MIT					
I _{ocl_I_source}	Low side FET source current limit		2.24	3.1	4	А
I _{Nocl_I_sink}	Low side FET sink current limit			1.1		А
THERMAL SI	HUTDOWN	1				
_	Thermal shutdown	Shutdown temperature		160		
T _{SDN}	threshold ⁽¹⁾	Hysteresis		25		°C
ON-TIME TIM	IER CONTROL	1				
t _{OFF(MIN)}	Minimum off time	V _{FB} = 0.5 V		220	310	ns
SOFT START	•	1				
Tss	Soft-start time	Internal soft-start time, Test Vout from 10% to 90%		1.2		ms
FREQUENCY	1	1				
F _{sw}	Switching frequency	V _O = 1.05 V		580		kHz
OUTPUT UNI	DERVOLTAGE	1				
V _{UVP}	Output UVP threshold	Hiccup detect (H > L)		65%		
T _{HICCUP} WAIT	Hiccup on time			2.2		ms
T _{HICCUP_RE}	Hiccup time before restart			18		ms
UVLO		1				
		Wake up VIN voltage		4.0	4.3	
UVLO	UVLO threshold	Shutdown VIN voltage	3.3	3.6		V
0.20		1	1			

(1) Not production tested.




6.6 Typical Characteristics

V_{IN} = 12 V (unless otherwise noted)



TPS562207 SLUSDR7B – JANUARY 2020 – REVISED APRIL 2021




Texas

INSTRUMENTS



TPS562207 SLUSDR7B – JANUARY 2020 – REVISED APRIL 2021






7 Detailed Description

7.1 Overview

TPS562207 is a 2-A synchronous buck converter. The proprietary D-CAP2 mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2 mode control can reduce the output capacitance required to meet a specific level of performance.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS562207 is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. The D-CAP2 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, VIN, and inversely proportional to the output voltage, V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.



7.3.2 Soft Start and Pre-Biased Soft Start

TPS562207 have an internal 1.2-ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at startup, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage V_{FB} . This scheme ensures that the converters ramp up smoothly into regulation point.

7.3.3 Current Protection

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{out} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device will shut down after the UVP delay time (typically 24 μ s) and re-start after the hiccup time (typically 18 ms).

When the over current condition is removed, the output voltage returns to the regulated value.

TPS562207 works in Forced Continuous Conduction Mode (FCCM). To support light load operation, the current flowing through low-side FET is allowed to be negative, which means the current flow from drain to source of low-side FET. This negative current is compared with low-side FET sink current limit to prevent device from being over-current damaged. Once the sink current cross limit, the low-side FET will turn off and the high-side FET will turn on to limit the negative current from overcurrent.

7.3.4 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

7.3.5 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 160°C), the device is shut off. This is a non-latch protection. The device will resume normal working once the temperature return below the recovery threshold value (typically 135°C).

7.4 Device Functional Modes

7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, TPS562207 can operate in their normal switching modes. In continuous conduction mode (CCM), TPS562207 operates at a quasi-fixed frequency of 580 kHz.

7.4.2 Standby Operation

TPS562207 can be placed in standby mode by asserting the EN pin low.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The devices are typical buck DC-DC converters. It typically uses to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 2 A. The following design procedure can be used to select component values for TPS562207. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

8.2 Typical Application

The application schematic in Figure 8-1 was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

Figure 8-1 shows the TPS562207 4.3-V to 17-V input, 1.05-V output converter schematics.




Figure 8-1. 1.05-V/2-A Reference Design

8.2.1 Design Requirements

www.ti.com

 Table 8-1 shows the design parameters for this application.

Table 0-1. Design 1 arameters									
PARAMETER	EXAMPLE VALUE								
Input voltage range	4.3 to 17 V								
Output voltage	1.05 V								
Transient response, load step: 10% ~ 90% of full loading	Δ Vout = ±5%								
Input ripple voltage	200 mV								
Output ripple voltage	20 mV								
Output current rating	2 A								
Operating frequency	580 kHz								

Table 8-1	Design	Parameters
	Design	i arameters

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using Equation 1 to calculate V_{OUT} .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the FB input current will be more noticeable.

8.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(2)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 2 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 8-2.

Table 8-2. Recomm	nended Componer	t Values
-------------------	-----------------	----------

OUTPUT	R1 (kΩ)	R2 (kΩ)	TYP L1		=)	CFF (pF)	
VOLTAGE (V)	KT (K32)	NZ (N32)	(µH)	Min	Тур	Max	огг (рг)
0.85	0.55	10.0	2.2	20	44	110	-
0.9	1.2	10.0	2.2	20	44	110	-
1	2.4	10.0	2.2	20	44	110	-
1.05	3	10.0	2.2	20	44	110	-
1.2	4.9	10.0	2.2	20	44	110	-
1.5	8.6	10.0	2.2	20	44	110	-
1.8	12.3	10.0	2.2	20	44	110	-
2.5	21	10.0	3.3	20	44	110	-
3.3	31	10.0	3.3	20	44	110	10-220

(1)

(6)

OUTPUT	R1 (kΩ)	R2 (kΩ)	TYP L1		C8 + C9 (µF)					
VOLTAGE (V)	KT (K52)	R2 (K12)	(µH)	Min	Тур	Мах	CFF (pF)			
5	52	10.0	4.7	20	44	110	10-220			
6.5	70.5	10.0	4.7	20	44	110	10-220			

 Table 8-2. Recommended Component Values (continued)

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 3, Equation 4, and Equation 5. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(3)

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2}$$
(4)

$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}I_{P-P}^2}$$
(5)

For this design example, the calculated peak current is 2.35 A and the calculated RMS current is 2.01 A. The inductor used is a WE 74437349022 with an RMS current rating of 7.5 A.

The capacitor value and ESR determines the amount of output voltage ripple. TPS562207 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20 μ F to 110 μ F. Use Equation 6 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$

For this design two MuRata GRM21BR61A226ME44L 22- μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

8.2.2.3 Input Capacitor Selection


The TPS562207 require an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10 μ F for the decoupling capacitor. An additional 0.1- μ F capacitor (C3) from pin 1 to ground is necessary to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

8.2.2.4 Bootstrap Capacitor Selection

A typical 0.1-µF ceramic capacitor must be connected between the BST to SW pin for proper operation. TI recommends to use a ceramic capacitor.




8.2.3 Application Curves












9 Layout

9.1 Layout Guidelines

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- 4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the FB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

9.2 Layout Example



- O VIA (Connected to GND plane at bottom layer)
- VIA (Connected to SW)

Figure 9-1. TPS562207 Layout



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

D-CAP2[™] and TI E2E[™] are trademarks of Texas Instruments. WEBENCH[®] is a registered trademark of Texas Instruments. All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS562207DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	2207	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS562207DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3
TPS562207DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

13-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS562207DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS562207DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0


DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




DRL0006A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.




DRL0006A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated