





TPS2663

SLVSE94G - SEPTEMBER 2018 - REVISED JUNE 2024

TPS2663x 60V, 6A Power Limiting, Surge Protection Industrial eFuse

1 Features

- 4.5V to 60V operating voltage, 67V absolute maximum
- Integrated 60V, 31mΩ R_{ON} hot-swap FET
- Reverse polarity protection and reverse current blocking support with an external N-channel FET
- 0.6A to 6A adjustable current limit (±7%)
- Electrical fast transients (IEC61000-4-4) immunity and load protection during surge (IEC 61000-4-5) with Class-A system performance
- Fast reverse current blocking (0.17µs)
- Variants with adjustable output power limiting
- Adjustable UVLO, OVP cutoff, output slew rate control for inrush current limiting
- Charges large and unknown capacitive loads through thermal regulation during device power up
- Variants with 35V and 39V maximum overvoltage clamp
- Power Good output (PGOOD)
- Selectable overcurrent fault response options between auto-retry and latch-off (MODE)
- Variants with 2 times pulse overcurrent support
- Analog current monitor (IMON) output (±6%)
- UL 2367 recognized
 - File No. E169910
 - RILIM ≥ $3k\Omega$
- IEC 62368-1 certified

2 Applications

- Factory automation and control PLC, DCS, HMI, I/O modules, sensor hubs
- Motor drives CNC, encoder supply
- Electronic circuit breakers

PGOOI N SYS FLT JVLO IMOI

Simplified Schematic

3 Description


The TPS2663x devices are easy to use, positive 60V and 6A eFuse with a $31m\Omega$ integrated FET. The device features a B-FET driver to control an external N-channel FET in the system designs that require protection from input reverse polarity faults and reverse current blocking. The device incorporates robust protection features that simplify system designs requiring protection during system tests like IEC61000-4-5 industrial surge tests. The device features an adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to the standards like IEC61010-1 and UL1310. Additional protection features include adjustable overcurrent protection, fast short-circuit protection, output slew rate control, overvoltage protection, and undervoltage lockout.

For system status monitoring and downstream load control, the device provides fault and a precise current monitor output. PGOOD can be used for enable and disable control of the downstream DC-DC converters. The MODE pin allows flexibility to configure the device between the two current-limiting fault responses (latch-off and auto-retry).

Package Information

. •	ionago imormani	J.1.
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS26630 TPS26631 TPS26632 TPS26633 TPS26635 TPS26637	RGE (VQFN, 24)	4.00mm × 4.00mm
TPS26631 TPS26633 TPS26636 TPS26637	PWP (HTSSOP, 20)	6.50mm × 4.40mm

- For all available packages, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



IEC61000-4-5 Surge Performance at 24V Supply



Table of Contents

1 Features	1	9 Application and Implementation	29
2 Applications	1	9.1 Application Information	29
3 Description	1	9.2 Typical Application: Power Path Protection in a	
4 Device Comparison Table	2	PLC System	2 9
5 Pin Configuration and Functions	3	9.3 System Examples	
6 Specifications		9.4 Dos and Do Nots	
6.1 Absolute Maximum Ratings		9.5 Power Supply Recommendations	37
6.2 ESD Ratings		9.6 Layout	38
6.3 Recommended Operating Conditions	5	10 Device and Documentation Support	
6.4 Thermal Information	6	10.1 Documentation Support	41
6.5 Electrical Characteristics	6	10.2 Receiving Notification of Documentation Update	es <mark>41</mark>
6.6 Timing Requirements	8	10.3 Support Resources	41
6.7 Typical Characteristics	10	10.4 Trademarks	41
7 Parameter Measurement Information	13	10.5 Electrostatic Discharge Caution	41
8 Detailed Description	15	10.6 Glossary	41
8.1 Overview	15	11 Revision History	41
8.2 Functional Block Diagram	16	12 Mechanical, Packaging, and Orderable	
8.3 Feature Description	17	Information	42
8.4 Device Functional Modes	28		

4 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	OVERLOAD FAULT RESPONSE	ADJUSTABLE OUTPUT POWER LIMITING
TPS26630	Overvoltage cutoff, adjustable	Active current limiting (1x)	No
TPS26631	Overvoltage cutoff, adjustable Active current limiting with pulse current support (2x)		No
TPS26632	PS26632 Overvoltage clamp, fixed (35-V max) Active current limiting (1x)		Yes
TPS26633	Overvoltage clamp, fixed (35-V max)	Active current limiting with pulse current support (2x)	Yes
TPS26635 Overvoltage clamp, fixed (39-V max)		Active current limiting with pulse current support (2x)	Yes
TPS26636	Overvoltage clamp, fixed (39-V max)	Active current limiting (1x)	Yes
TPS26637 —		Active current limiting with pulse current support (2x)	Yes

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPS2663



5 Pin Configuration and Functions




Figure 5-1. TPS26630, TPS26631 RGE Package; 24-Pin VQFN (Top View)




Figure 5-2. TPS26631 PWP Package, 20-Pin HTSSOP (Top View)




Figure 5-3. TPS26632, TPS26633, TPS26635, TPS26637 RGE Package; 24-Pin VQFN (Top View)




Figure 5-4. TPS26633, TPS26636, TPS26637 PWP Package; 20-Pin HTSSOP (Top View)

Table 5-1. Pin Configuration and Functions

	PIN		TYPE(1)	DESCRIPTION		
NAME	VQFN	HTSSOP	IIFE(/	DESCRIPTION		
	1 1					
IN	2	2	Р	Power input. Connects to the DRAIN of the internal FET.		
	_ 3					
B_GATE	3	4	0	Blocking FET gate driver output. Connect B_GATE to GATE of the external NFET. If external FET is not used then leave B_GATE pin floating. See the <i>Input Reverse Polarity Protection</i> (B_GATE, DRV) section.		
DRV	DRV 4 5 O		0	Blocking FET fast pulldown switch drive. Connect DRV to the GATE of external pulldown switch. Leave this pin floating if external N-FET is not used.		
IN_SYS	5	6	Р	Power input and supply voltage of the device. When an external Blocking FET is used then connect IN_SYS to source of the FET. Short IN_SYS to IN in case blocking FET is not used.		

Product Folder Links: TPS2663

Copyright © 2024 Texas Instruments Incorporated



Table 5-1. Pin Configuration and Functions (continued)

	PIN		TYPE(1) DESCRIPTION			
NAME	VQFN	HTSSOP	TYPE ⁽¹⁾	DESCRIPTION		
UVLO	6	7	ı	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts FLT to indicate the power-failure. Connect UVLO pin to GND pin to select the internal default threshold.		
OVP	7	8	I	Input for setting the programmable overvoltage protection threshold (For TPS26630 and TPS26631 Only). An overvoltage event turns off the internal FET and asserts FLT to indicate the overvoltage fault. Connect OVP pin to GND pin externally to select the internal default threshold.		
PLIM	7	8	I	Input for setting the programmable output power limiting threshold (For TPS26632, TPS26633, TPS26635,TPS26636 and TPS26637 Only). Connect a resistor across PLIM to GND to set the output power limit. Connect PLIM to GND if PLIM feature is not used. See the <i>Output Power Limiting</i> , <i>PLIM (TPS26632, TPS26633, TPS26635 and TPS26636 Only)</i> section.		
GND	8	9	_	Connect GND to system ground.		
dVdT	9	10	I/O	A capacitor from this pin to GND sets output voltage slew rate. See the <i>Hot Plug-In and InRush Current Control</i> section.		
ILIM	10	11	I/O	A resistor from this pin to GND sets the overload and short-circuit current limit. See the <i>Overload and Short-Circuit Protection</i> section.		
MODE	11	12	I	Mode selection pin for overload fault response. See the <i>Device Functional Modes</i> section.		
SHDN	12	13	I	Shutdown pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition.		
IMON	13	14	0	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave this pin floating.		
FLT	14	15	0	Fault event indicator. This pin is an open drain output. If unused, leave floating or connect to GND.		
PGTH	15	16	I	PGOOD comparator input.		
PGOOD	16	17	0	Active High. A high indicates PGTH has crossed the $V_{(PGTHR)}$ threshold and the internal FET is enhanced. PGOOD goes low when $V_{(PGTH)}$ hits $V_{(PGTHF)}$ threshold. If PGOOD is unused then connect to GND or leave it floating.		
	17	18				
OUT	18	19	Р	Power output of the device.		
	_	20				
	19					
	20					
N. C	21	_	_	No connect.		
	22					
	23	_				
	24					
PowerPAD™ integrated circuit package		_	_	Connect PowerPAD integrated circuit package to GND plane for heat sinking. Do not use PowerPAD integrated circuit package as the only electrical connection to GND.		

⁽¹⁾ I = input, O = output, I/O = input and output, P = power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

ever operating need an temperature	,	MIN	MAX	UNIT
IN_SYS		-60	67	V
IN_SYS (10ms transient), T _A = 25 °C		-60	75	V
IN, OUT, UVLO, FLT, PGOOD, PGTH		-0.3	67	V
IN_SYS - OUT (10ms transient), with a Blocking FET		-85		V
IN (10ms transient), T _A = 25 °C	Input Voltage	-0.3	75	V
BGATE	Imput voitage	-60	81	V
BGATE - IN_SYS	nput Voltage	-0.3	14	V
DRV		-60	72	V
DRV - IN_SYS		-0.3	20	V
OVP, dVdT, IMON, MODE, SHDN, ILIM, PLIM		-0.3	5.5	V
I _{FLT} , I _{dVdT} , I _{PGOOD}	Sink current		10	mA
I _{dVdT} , I _{ILIM} , I _{PLIM} , I _{MODE} , I _{SHDN}	Source current		Internally limited	
т.	Operating Junction temperature	-40	150	
T _J	Transient junction temperature	-65	T _(TSD)	°C
T _{stg}	Storage temperature	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Clastractatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	\/
V(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
IN_SYS, IN		4.5	60	
OUT, UVLO, PGTH, PGOOD, FLT	Input Voltage	0	60	V
OVP, dVdT, IMON, MODE		0	4	
SHDN		0	5	
ILIM	Resistance	3	30	
IMON	Resistance	1		kΩ
PLIM	Resistance	60.4	150	
IN, IN_SYS, OUT	External Capacitance	0.1		μF
dVdT	- Елісттаї Сарасііапсе	10		nF



over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _J	Operating Junction temperature	-40	25	125	°C

6.4 Thermal Information

		TPS	TPS2663			
	THERMAL METRIC(1)	RGE (VSON)	PWP (HTSSOP)	UNIT		
		24 PINS	20 PINS	_		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.4	32.2	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	10.2	10	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	10.2	9.9	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \ \text{V} < \text{V}_{\text{(IN_SYS)}} = \text{V}_{\text{(IN)}} < 60 \ \text{V}, \ \text{V}_{\overline{\text{(SHDN)}}} = 2 \ \text{V}, \ \text{R}_{\text{(ILIM)}} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{\text{(OUT)}} = 1 \ \mu\text{F}, \ \text{C}_{\text{(dVdT)}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

$ \begin{array}{c} V_{(IN_SYS)} & \text{Operating input voltage} \\ IO_{(ON)} \\ IO_{(OFF)} \\ \\ IO_{(OFF)} \\ \\ IO_{(OFF)} \\ \\ IO_{(OFF)} \\ \\ IO_{(OND)} \\ \\ IO_{(OND)} \\ \\ IO_{(OFF)} \\ \\ IO_{(OND)} \\ \\ IO_{(OFF)} \\ \\ IO_{(OND)} \\ IO_{(OND)} \\ \\ IO_{(OND)} \\ IO$		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _(IN_SYS)	Operating input voltage		4.5		60	V
$ \begin{array}{c} I_{\text{(GND)}} & \text{Ground current during reverse polarity} \\ I_{\text{(NIN_SYS)}} & -24V, V_{\text{(IN)}} = \text{Floating,} \\ V_{\text{(OUT)}} = 0 \text{ V} \\ V_{\text{(IN_SYS)}} & 32 & 32.8 & 35 \\ \hline \\ 35 \text{ V, } I_{\text{(OUT)}} = 1 \text{ mA} \\ \hline \\ TPS26635 \text{ and } TPS26636, V_{\text{(IN_SYS)}} > \\ 35.7 & 36.6 & 39 \\ \hline \\ \textbf{UNDERVOLTAGE LOCKOUT (UVLO) INPUT} \\ \hline \\ V_{\text{(INSYS_UVLO)}} & \text{Factory set } V_{\text{(IN_SYS)}} \text{ undervoltage trip level trip level}} & V_{\text{(IN_SYS)}} \text{ rising, } V_{\text{(UVLO)}} = 0 \text{ V} & 15.1 & 15.46 & 15.9 \\ \hline V_{\text{(IN_SYS_S)}} \text{ falling, } V_{\text{(UVLO)}} = 0 \text{ V} & 14 & 14.47 & 15.1 \\ \hline V_{\text{(IN_SYS_S)}} \text{ falling, } V_{\text{(UVLO)}} = 0 \text{ V} & 14 & 14.47 & 15.1 \\ \hline V_{\text{(IN_SYS_S)}} \text{ falling, } V_{\text{(UVLO)}} = 0 \text{ V} & 14 & 14.47 & 15.1 \\ \hline V_{\text{(UVLOR)}} & \text{UVLO threshold voltage, rising} & 1.176 & 1.2 & 1.224 \\ \hline V_{\text{(UVLOF)}} & \text{UVLO threshold voltage, falling} & 1.09 & 1.122 & 1.15 \\ \hline U_{\text{(UVLO)}} & \text{UVLO Input leakage current} & 0 \text{ V} \leq V_{\text{(UVLO)}} \leq 60 \text{ V} & 33.2 & 34.33 & 35.4 \\ \hline V_{\text{(IN_SYS_COVP)}} & \text{Factory set } V_{\text{(IN_SYS)}} \text{ overvoltage trip level trip level} & V_{\text{(IN_SYS)}} \text{ rising, } V_{\text{(OVP)}} = 0 \text{ V} & 32.7 & 33.89 & 35 \\ \hline V_{\text{(SEL_OVP)}} & \text{Internal OVP select threshold} & 180 & 210 & 240 \\ \hline V_{\text{(OVPR)}} & \text{over-voltage threshold voltage, rising} & 1.176 & 1.2 & 1.224 \\ \hline V_{\text{(OVPF)}} & \text{over-voltage threshold voltage, falling} & 1.09 & 1.122 & 1.15 \\ \hline \end{array}$	IQ _(ON)	Committee on the committee of the commit	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
$V_{(OVC)} = \begin{array}{c} \text{Clouds current during reverse potatry} & V_{(OUT)} = 0 \text{ V} \\ V_{(OVC)} & \text{TPS26632 and TPS26633, } V_{(IN_SYS)} > 32 & 32.8 & 35 \\ \hline 35 \text{ V. } I_{(OUT)} = 1 \text{ mA} & 35.7 & 36.6 & 39 \\ \hline & \text{TPS26635 and TPS26636, } V_{(IN_SYS)} > 35.7 & 36.6 & 39 \\ \hline & \text{UNDERVOLTAGE LOCKOUT (UVLO) INPUT} \\ V_{(INSYS_UVLO)} & \text{Factory set } V_{(IN_SYS)} \text{ undervoltage trip level trip level} & V_{(IN_SYS)} \text{ rising, } V_{(UVLO)} = 0 \text{ V} & 15.1 & 15.46 & 15.9 \\ \hline V_{(INSYS_UVLO)} & \text{Internal UVLO select threshold} & 180 & 210 & 240 \\ \hline V_{(UVLOR)} & \text{UVLO threshold voltage, rising} & 1.176 & 1.2 & 1.224 \\ \hline V_{(UVLOF)} & \text{UVLO threshold voltage, falling} & 1.09 & 1.122 & 1.15 \\ \hline I_{UVLO)} & \text{UVLO Input leakage current} & 0 \text{ V} \leq V_{(UVLO)} \leq 60 \text{ V} & -150 & 8 & 150 \\ \hline \textbf{OVERVOLTAGE PROTECTION (OVP) INPUT} \\ \hline V_{(IN_SYS_OVP)} & \text{Factory set } V_{(IN_SYS)} \text{ overvoltage trip level trip level} & V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} & 33.2 & 34.33 & 35.4 \\ \hline V_{(SEL_OVP)} & \text{Internal OVP select threshold} & 180 & 210 & 240 \\ \hline V_{(OVPR)} & \text{over-voltage threshold voltage, rising} & 1.176 & 1.2 & 1.224 \\ \hline V_{(OVPF)} & \text{over-voltage threshold voltage, falling} & 1.09 & 1.122 & 1.15 \\ \hline \end{array}$	IQ _(OFF)	Supply current	V _(SHDN) = 0 V		21	60	μΑ
$V_{(OVC)} = \begin{array}{c} 35 \text{ V, } I_{(OUT)} = 1 \text{ mA} \\ \hline TPS26635 \text{ and } TPS26636, } V_{(IN_SYS)} > \\ 35.7 36.6 39 \\ \hline \\ \textbf{UNDERVOLTAGE LOCKOUT (UVLO) INPUT} \\ \hline V_{(INSYS_UVLO)} = \begin{array}{c} Factory \text{ set } V_{(IN_SYS)} \text{ undervoltage trip level} \\ \hline V_{(SEL_UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(UVLO)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(IN_SYS)} \text{ falling, } V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(OVP)} = 0 \text{ V} \\ \hline V_{(IN_SYS)} \text{ falling, } V_{(IN_SYS)} \text{ falling, }$	I _(GND)	Ground current during reverse polarity			144	200	μΑ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Overvielle en elemen	TPS26632 and TPS26633, V _(IN_SYS) > 35 V, I _(OUT) = 1 mA	32	32.8	35	V
$V_{(INSYS_UVLO)} \begin{array}{c} \text{Factory set V}_{(IN_SYS)} \text{undervoltage trip} \\ \text{level trip level} \end{array} \begin{array}{c} V_{(IN_SYS)} \text{rising, V}_{(UVLO)} = 0 \text{V} \\ V_{(IN_SYS)} \text{falling, V}_{(UVLO)} = 0 \text{V} \end{array} \qquad \begin{array}{c} 15.1 & 15.46 & 15.9 \\ 14.4.47 & 15.1 \\ 15.1 & 15.46 & 15.9 \\ \hline V_{(IN_SYS)} \text{falling, V}_{(UVLO)} = 0 \text{V} \end{array} \qquad \begin{array}{c} 14.14.47 & 15.1 \\ 180. 210. 240 \\ 180. 210.$	V(OVC)	Over voltage clamp		35.7	36.6	60 1.7 60 200 35 39 15.9 15.1 240 1.224 1.15 150 35.4 35 240 1.224 1.15	V
$V_{(INSYS_UVLO)} \begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	UNDERVOLTAG	E LOCKOUT (UVLO) INPUT				'	
$V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(UVLO)}} = 0 \text{ V} $ $V_{\text{(SEL_UVLO)}} \text{ Internal UVLO select threshold} $ $V_{\text{(UVLOR)}} \text{ Internal UVLO threshold voltage, rising} $ $V_{\text{(UVLOF)}} \text{ UVLO threshold voltage, falling} $ $V_{\text{(UVLOF)}} \text{ UVLO Input leakage current} $ $V_{\text{(IVLO)}} \text{ UVLO Input leakage current} $ $V_{\text{(IN_SYS_OVP)}} \text{ Internal OVP select threshold} $ $V_{\text{(IN_SYS)}} \text{ over-voltage threshold voltage, rising} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(OVP)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(IN_SYS)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} \text{ falling, } V_{\text{(IN_SYS)}} = 0 \text{ V} $ $V_{\text{(IN_SYS)}} = 0 \text{ V} $ $V_{(IN_SYS)$	V	Factory set V _(IN SYS) undervoltage trip	V _(IN_SYS) rising, V _(UVLO) = 0 V	15.1	15.46	15.9	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V(INSYS_UVLO)	level trip level	V _(IN_SYS) falling, V _(UVLO) = 0 V	14	14.47	60 38 1.7 21 60 44 200 2.8 35 3.6 39 46 15.9 47 15.1 10 240 1.2 1.224 22 1.15 8 150 33 35.4 89 35 10 240 1.2 1.224 22 1.15	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _(SEL_UVLO)	Internal UVLO select threshold		180	210	240	mV
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		UVLO threshold voltage, rising		1.176	1.2	1.224	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
$V_{(IN_SYS_OVP)} \begin{array}{lllllllllllllllllllllllllllllllllll$	I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	-150	8	150	nA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OVERVOLTAGE	PROTECTION (OVP) INPUT				'	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	\ /	Factory set V _(IN_SYS) overvoltage trip	V _(IN_SYS) rising, V _(OVP) = 0 V	33.2	34.33	35.4	V
$V_{(OVPR)}$ over-voltage threshold voltage, rising 1.176 1.2 1.224 $V_{(OVPF)}$ over-voltage threshold voltage, falling 1.09 1.122 1.15	V(IN_SYS_OVP)	level trip level	V _(IN_SYS) falling, V _(OVP) = 0 V	32.7	33.89	35	V
V(OVPR)over-voltage threshold voltage, rising1.1761.21.224V(OVPF)over-voltage threshold voltage, falling1.091.1221.15	V _(SEL_OVP)	Internal OVP select threshold		180	210	240	mV
V _(OVPF) over-voltage threshold voltage, falling 1.09 1.122 1.15		over-voltage threshold voltage, rising		1.176	1.2	1.224	V
		over-voltage threshold voltage, falling		1.09	1.122	1.15	V
		OVP Input leakage current	0 V ≤ V _(OVP) ≤ 4 V	-150	0	150	nA

www.ti.com

 -40° C \leq T_A = T_J \leq +125 $^{\circ}$ C, 4.5 V < V_(IN_SYS) = V_(IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 k Ω , IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OLIT) = 1 µF, C_(OLIT) = 0PEN, (All voltages referenced to GND, (unless otherwise noted))

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{(ILIM)} = 30 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.54	0.6	0.66	Α
		$R_{(ILIM)} = 9 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	1.84	2	2.16	Α
I _(OL)	Over Load current limit	$R_{(ILIM)} = 4.02 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	4.185	4.5	4.815	Α
		$R_{(ILIM)} = 3 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	5.58	6	0.66 2.16 4.815 6.42	Α
I _(OL_Pulse)	Transient Pulse Over current limit	3 kΩ < R _(ILIM) < 30 kΩ, TPS26631, TPS26633, TPS26635 and TPS26637 Only		2xI _(OL)		Α
I _(FASTRIP)	Fast-trip comparator threshold	TPS26630 and TPS26632 Only		2xI _(OL)		Α
I _(FASTRIP)	Fast-trip comparator threshold	TPS26631, TPS26633,TPS26635 and TPS26637 Only		3xI _(OL)		Α
I _(SCP)	Short Circuit Protect current			45		Α
OUTPUT POWE	ER LIMITING CONTROL (PLIM) INPUT – T	PS26632, TPS26633, TPS26635, TPS26	636 and T	PS26637	ONLY	
V _(SEL_PLIM)	Power Limit Feature select threshold		160	217	240	mV
I _(PLIM)	PLIM sourcing current	V _(PLIM) = 0 V	4.4	5.02	5.6	μA
		$R_{(PLIM)} = 100 \text{ k}\Omega$	94	100	106	W
$P_{(PLIM)}$	Max Output power	$R_{(PLIM)} = 150 \text{ k}\Omega^{(1)}$	141.9	151	160.1	W
P _(PLIM)	Max Output power	$R_{(PLIM)} = 100 \text{ k}\Omega, V_{IN} = 54 \text{ V},$ TPS26637 only		100		W
B_GATE (BLOC	CKING FET GATE DRIVER)				I	
V _(B_GATE)	B_GATE clamp voltage	$V_{(B_GATE)} - V_{(IN_SYS)}$	8.3	10.23	14	V
I _(B_GATE)	Blocking FET Gate drive current	$V_{(B_GATE)} - V_{(IN_SYS)} = 1 \text{ V}$	16	19.4	23	μA
Rpd_BGATE	B_GATE Pull down resistance		800	1010	1200	kΩ
V _(DRV_OH)	DRV logic high level	$V_{(DRV)} - V_{(IN_SYS)}, C_{(DRV)} \le 50 \text{ pF}$	3	4.25	5.2	V
PASS FET OUT	PUT (OUT)					
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 6 \text{ A}, T_J = 25^{\circ}\text{C}$	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 6 \text{ A}, T_J = 85^{\circ}\text{C}$	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 6 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$	19	30.44	53	mΩ
I _{lkg(OUT)}	OUT leakage during input supply brownout	$V_{(IN_SYS)} = 0 \text{ V}, V_{(OUT)} = 24 \text{ V}, V_{(IN)} = Floating, V_{(SHDN)} = 2V, Sinking$	-100			μA
V _(REVTH)	V _(IN_SYS) – V _(OUT) threshold for reverse protection comparator, rising		-20	-15	-9	mV
V _(FWDTH)	$V_{(IN_SYS)} - V_{(OUT)}$ threshold for reverse protection comparator, falling		45	57	67	mV
OUTPUT RAMP	CONTROL (dVdT)					
I _(dVdT)	dVdT charging current	V _(dVdT) = 0 V	1.775	2	2.225	μΑ
GAIN _(dVdT)	dVdT to OUT gain	$V_{(OUT)}/V_{(dVdT)}$	23.5	25	26	V/V
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
LOW IQ SHUTD	OOWN (SHDN) INPUT					
V _(SHDN)	Open circuit voltage	I _(SHDN) = 0.1 μA	2.48	2.7	3.3	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
V _(SHUTR)	SHDN threshold rising				2	V
I _(SHDN)	Leakage current	V _(SHDN) = 0 V	-10			μΑ
	NITOR OUTPUT (IMON)					
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	0.6 A ≤ I _(OUT) ≤ 2 A	25.66	27.9	30.14	μΑ/A



 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN_SYS})} = \text{V}_{(\text{IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{(\text{OUT})} = 1 \text{ } \mu\text{F}, \ \text{C}_{(\text{dVdT})} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		2 A ≤ I _(OUT) ≤ 6 A	26.22	27.9	29.58	μA/A
FAULT FLAG (F	FLT): ACTIVE LOW					
R _(FLT)	FLT Pull-down resistance		36	70	130	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 60 V	-150	6	150	nA
POWER GOOD	(PGOOD)					
R _(PGOOD)	PGOOD Pull-down resistance		36	70	130	Ω
I _(PGOOD)	PGOOD Input leakage current	0 V ≤ V _(PGOOD) ≤ 60 V	-150		150	nΑ
POSITIVE INPU	T FOR POWER GOOD COMPARATOR (PGTH)				
V _(PGTHR)	PGTH threshold voltage, rising		1.176	1.2	1.224	V
V _(PGTHF)	PGTH threshold voltage, falling		1.09	1.123	1.15	V
I _(PGOOD)	PGTH input leakage current	0 V ≤ V _(PGTH) ≤ 60 V	-150		150	nA
THERMAL PRO	TECTION					
T _(J_REG)	Thermal regulation set point		136	145	154	°C
T _(TSD)	Thermal shutdown (TSD) threshold, rising			165		°C
T _(TSDhyst)	TSD hysteresis			11		°C
MODE		•				
MODE_SEL	Mode selection	MODE = Open		Latch		
		MODE = Short to GND		Auto – Retry		

⁽¹⁾ Parameter guaranteed by design and characterization, not tested in production

6.6 Timing Requirements

 $-40^{\circ}\text{C} \le T_{A} = T_{J} \le +125^{\circ}\text{C}$, $4.5 \text{ V} < V_{(IN_SYS)} = V_{(IN)} < 60 \text{ V}$, $V_{(\overline{SHDN})} = 2 \text{ V}$, $R_{(ILIM)} = 30 \text{ k}\Omega$, IMON = PGOOD = \overline{FLT} = OPEN, $C_{(OUT)} = 1 \text{ }\mu\text{F}$, $C_{(dVdT)} = 0$ PEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (UV	LO)					
UVLO_t _{on(dly)}	UVLO switch turnon delay	UVLO↑ (100 mV above $V_{(UVLOR)}$) to $V_{(OUT)}$ = 100 mV with $V_{(PGTH}$ < $V_{(PGTHF)}$, $C_{(dVdT)} \ge 10$ nF, $[C_{(dVdT)}$ in nF]		742 + 49.5 x C _(dVdT)		μs
UVLO_t _{on(fast_dly)}	UVLO switch turnon delay (fast)	UVLO↑ (100 mV above V _(UVLOR)) to FET ON with V _(PGTH) > V _(PGTHF)	70	150	251	μs
UVLO_t _{off(dly)}	UVLO switch turnoff delay	UVLO↓(20 mV below V _(UVLOF)) to FLT↓	9	11	16	μs
t _{UVLO_FLTdly)}	UVLO to fault de-assertion delay	UVLO↑ to FLT ↑ delay	500	617	700	μs
OVER VOLTAGE	PROTECTION INPUT (OVP)	·				
OVP_t _{OFF(dly)}	OVP switch turnoff delay	OVP↑ (20 mV above V _(OVPR)) to FLT ↓	8.5	11	14	μs
OVP_t _{on(fast_dly)}	OVP switch turnon delay (fast)	OVP \downarrow (100 mV below V _(OVPF)) to FET ON with V _(PGTH) > V _(PGTHF)	58	129	225	μs
OVP_t _{on(dly)}	OVP switch disable delay	OVP \downarrow (100 mV below V _(OVPF)) to FET ON with V _(PGTH) < V _(PGTHF) , C _(dVdT) \geq 10 nF, [C _(dVdT) in nF]	TT 150 + ≥ 49.5 x C _(dVdT)			μs
t _{OVC(dly)}	Maximum duration in over voltage clamp operation	TPS26632, TPS26633,TPS26635 and TPS26636 Only	162			ms
OVC_t _{FLT(dly)}	FLT assertion delay in over voltage clamp operation	TPS26632, TPS26633,TPS26635 and TPS26636 Only		617		μs
SHUTDOWN CON	ITROL INPUT (SHDN)				'	
t _{SD(dly)}	SHUTDOWN entry delay	SHDN↓ (below V _(SHUTF)) to FET OFF	8.0	1	1.5	μs

www.ti.com


 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}$, 4.5 V < V_(IN_SYS) = V_(IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 k Ω , IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OUT) = 1 μF , C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

· ,	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
CURRENT LIMIT	Г				'	
	Hot-short response time	$I_{(OUT)} > I_{(SCP)}$		1		μs
t _{FASTTRIP(dly)}	Soft short response	I _(FASTTRIP) < I _(OUT) < I _(SCP)	2.2	3.2	4.5	μs
$t_{CL_PLIM(dly)}$	Maximum duration in current & (power limiting: TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637)		129	162	202	ms
$t_{CB(dly)}$	Maximum duration in 2x current limiting	$I_{(OL)} < I_{(OUT)} \le I_{(2xOL)}$	20	25.5	31	ms
t _{CBRetry(dly)}	Retry delay in Pulse over current limiting	MODE = GND, TPS26631, TPS26633,TPS26635 and TPS26636 Only	550	670	800	ms
t _{CL_PLIM_FLT(dly)}	FLT delay in current & (power limiting: TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637)		1.09	1.3	1.6	ms
REVERSE CURI	RENT BLOCKING (RCB) COMPARATOR				l	
t _{RCB(fast_dly)}	Reverse protection comparator			0.17	0.37	μs
t _{RCB(dly)}	dectection delay (reverse)			0.48	3	μs
$t_{RCB(flt_dly)}$	Fault assertion Delay	$(V_{(IN_SYS)} - V_{(OUT)})\downarrow (10 \text{ mV overdrive} $ below $V_{(REVTH)})$ to $\overline{FLT}\downarrow$	500	617	800	μs
$t_{\sf FWD_FLT(diy)}$	Reverse protection comparator dectection delay (forward)			0.87		ms
	Fault de-assertion Delay	$(V_{(IN_SYS)} - V_{(OUT)})\uparrow$ (10 mV overdrive above $V_{(FWDTH)}$) to $\overline{FLT}\uparrow$	434	605	800	μs
OUTPUT RAMP	CONTROL (dVdT)				,	
t _(FASTCHARGE)	Output ramp time in fast charging	C _(dVdT) = Open, 10% to 90% V _(OUT) , C _(OUT) = 1 μF; V _(IN) = 24V	350	495	700	μs
t _(dVdT)	Output ramp time	C _(dVdT) = 22 nF, 10% to 90% V _(OUT) , V _(IN) = 24V		8.35		ms
POWER GOOD	(PGOOD)					
t _{PGOODR}	PGOOD delay (deglitch) time	Rising edge	1.07	1.3	1.6	ms
t _{PGOODF}	PGOOD delay (deglitch) time	Falling edge, PGTH↓ (10mV below V _(PGTHF))	1.3	2.12	4	μs
FAULT FLAG (F	LT)				,	
t _{CB_FLT(dly)}	FLT assertion delay in Pulse over current limiting	Delay from I _(OUT) > I _(OL) to FLT↓. TPS26631, TPS26633, TPS26635 and TPS26636 Only	22	25.5	30	ms
THERMAL PRO						
t _(TSD_retry)	Retry delay in TSD	MODE = GND	500	648	800	ms
$t_{(Treg_timeout)}$	Thermal Regulation Timeout		2.3	2.54	2.9	s



6.7 Typical Characteristics

-40°C \leq $T_A = T_J \leq +125$ °C, $V_{(IN_SYS)} = V_{(IN)} = 24$ V, $V_{(\overline{SHDN})} = 2$ V, $R_{(ILIM)} = 30$ k Ω , IMON = PGOOD = \overline{FLT} = OPEN, $C_{(OUT)} = 1$ μ F, $C_{(dVdT)} = OPEN$. (Unless stated otherwise)




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

6.7 Typical Characteristics (continued)

-40°C \leq $T_A = T_J \leq +125$ °C, $V_{(IN_SYS)} = V_{(IN)} = 24$ V, $V_{(\overline{SHDN})} = 2$ V, $R_{(ILIM)} = 30$ k Ω , IMON = PGOOD = \overline{FLT} = OPEN, $C_{(OUT)} = 1$ µF, $C_{(dVdT)} = OPEN$. (Unless stated otherwise)



Copyright © 2024 Texas Instruments Incorporated

Figure 6-11. Output Power Limiting Accuracy vs PLIM


Submit Document Feedback

Figure 6-12. Power Limit, Current limit vs Supply Voltage



6.7 Typical Characteristics (continued)

 $-40^{\circ}\text{C} \le T_{A} = T_{J} \le +125^{\circ}\text{C}, \ V_{(IN_SYS)} = V_{(IN)} = 24 \ V, \ V_{(\overline{SHDN})} = 2 \ V, \ R_{(ILIM)} = 30 \ k\Omega, \ IMON = PGOOD = \overline{FLT} = OPEN, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = OPEN. \ (Unless stated otherwise)$



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

7 Parameter Measurement Information




Figure 7-1. Timing Waveforms






Figure 7-2. Timing Waveforms



8 Detailed Description

8.1 Overview

The TPS2663x devices are a family of 60-V industrial eFuses. The devices provides robust protection for all systems and applications powered from 4.5 V to 60 V. With an external N-channel FET the devices can be used to protect the loads from negative supply voltages down to –60 V. For hot-pluggable boards, the devices provide hot-swap power management with inrush current control and programmable output voltage slew rate features using the dVdT pin. Load, source, and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The precision overcurrent limit (±7% at 6 A) helps to minimize over design of the input power supply, while the fast response short-circuit protection 1-μs (typical) immediately isolates the faulty load from the input supply when a short circuit is detected. The device features fast reverse current blocking response (0.17 μs). The internal robust protection control blocks of the TPS2663x along with its ±60-V rating, helps to simplify the system designs for the industrial surge compliance ensuring complete protection of the load and the device. The 60-V maximum DC operating and 70-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults and from industrial SELV power supplies.

By monitoring the output (Load) voltage through the PGTH pin, the device distinguishes between real system faults and system transients and the turn-ON delay during a fault recovery is controlled accordingly. The valid load voltage detection threshold can be adjusted using a resistor ladder network from OUT, PGTH and GND. This scheme ensures fast recovery during system tests like voltage interruption and brown-out tests, EMC testing like Electrical Fast Transients (IEC61000-4-4) and Surge (IEC61000-4-5).

The TPS26632, TPS26635 TPS26636 and TPS26637 devices integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.

The devices provides precise monitoring of voltage bus for brown-out, overvoltage conditions and asserts fault signal for the downstream system. The device overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip. The devices monitors $V_{(IN_SYS)}$ and $V_{(OUT)}$ to provide true reverse current blocking when a reverse condition or input power failure condition is detected.

Additional features of the TPS2663x devices include:

- ±6% current monitor output (IMON) for health monitoring of the system
- A choice of latch-off or automatic restart mode response during current limit, power limit and thermal fault using MODE pin
- PGOOD indicator output with ±2% accurate adjustable valid load voltage detection threshold (PGTH)
- Overtemperature protection to safely shutdown in the event of an overcurrent event
- · De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable and disable control from an MCU using the SHDN pin

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



8.2 Functional Block Diagram




Figure 8-1. TPS26630, TPS26631, Functional Block Diagram




Figure 8-2. TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637 Functional Block Diagram

8.3 Feature Description

8.3.1 Hot Plug-In and Inrush Current Control

The devices are designed to control the inrush current upon insertion of a card into a live backplane or other "hot" power source. This design limits the voltage sag on the backplane supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power on. The fastest output slew rate of 24 V/500 μ s can be achieved by leaving dVdT pin floating. Use Equation 1 to calculate the inrush current.

$$I = C \times \frac{dV}{dT} \ge I(\text{INRUSH}) = C(\text{OUT}) \times \frac{V(\text{IN})}{t_d v_d T} \tag{1}$$

where



$$t_{\text{dVdT}} = 20.8 \times 10^3 \times V_{\text{(IN)}} \times C_{\text{(dVdT)}}$$
 (2)

Figure 8-1 illustrates inrush current control performance of the device during hot plug-In.




Figure 8-3. Hot Plug-In and Inrush Current Control at 24-V Input

8.3.1.1 Thermal Regulation Loop

Use Equation 3 to calculate the average power dissipation within the eFuse during power up with a capacitive load.

$$PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH)$$
(3)

System designs requiring to charge large output capacitors rapidly can result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by Figure 6-18 characteristic curve. This can result in increase in junction temperature beyond the device maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at $T_{(J_REG)}$, 145°C (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 2.5 seconds (typical) timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as shown in Table 8-1. The maximum time-out of 1.25 seconds (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short circuit. This scheme ensures reliable power-up operation.

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn-ON using SHDN control. Figure 8-2 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The Thermal regulation loop gets disabled internally after the power-up sequence when the internal FET gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 2.5 seconds (typical) time is elapsed.




Figure 8-4. Thermal Regulation Loop Response During Power Up with Large Capacitive Load

8.3.2 PGOOD and PGTH

The devices feature an open drain Power good (PGOOD) indicator output. PGOOD can be used for enable and disable of the downstream loads like DC-DC converters. Connect a resistor ladder network from VOUT, PGTH and GND to set the PGOOD threshold level. PGOOD goes high when the internal FET gate is enhanced and $V_{(PGTH)}$ is above $V_{(PGTHR)}$. PGOOD goes low when $V_{(PGTH)}$ goes below $V_{(PGTHF)}$. There is a deglitch of t_{PGOODR} , 1.2 ms (typical) at the rising edge and t_{PGOODR} , 2.1 μ s (typical) deglitch on the falling edge of PGOOD indication. PGOOD is a rated for 60 V and can be pulled to IN_SYS or OUT through a resistor. PGTH can be used for setting downstream supply UVLO levels and PGOOD as enable and disable control.

8.3.2.1 PGTH as VOUT Sensing Input

The devices use PGTH as the output (Load) voltage monitor input and to set the down stream loads UVLO threshold. To set the input PGTH threshold, connect a resistor divider network from VOUT to PGTH terminal to GND as shown in Figure 3-1. During a system fault recovery (example: OVP high to low or UVLO low to high) when the internal FET gate control is enabled, the device samples the PGTH information and decides whether to turn ON the FET with fast slew rate or dVdT mode based on the sampled V_(PGTH) information.

Figure 7-1 shows the turn-ON behavior based on $V_{(PGTH)}$ information. During the fault recovery instance if the $V_{(PGTH)}$ level is above $V_{(PGTH)}$ then the internal FET turns ON within a delay of $V_{(PGTH)}$ with fast slew rate (ignores the capacitance connected at dVdT pin) with thermal regulation loop enabled for a duration of $V_{(PGTH)}$. Maximum current through the device during this operation is limited at $V_{(DL)}$ in TPS26630 and TPS26632 devices and at 2 × $V_{(DL)}$ in TPS26631, TPS26633, TPS26635, TPS26636 and TPS26637 devices for a maximum duration of $V_{(PGTH)}$. During the fault recovery instance, if the $V_{(PGTH)}$ level is below $V_{(PGTH)}$, then the device turns ON the internal FET in dVdT mode and the slew rate depends on the dVdT capacitor value and maximum current through the devices is limited at $V_{(DL)}$. This way the device distinguishes between real system faults and system transients and the turn-ON delay is controlled accordingly. This scheme ensures fast recovery during system tests like voltage interruption and brown-out tests, EMC testing like Electrical Fast Transients (IEC61000-4-4) and Surge (IEC61000-4-5). The fast turn-ON during transient recovery feature can be disabled by connecting PGTH to GND. In this case, PGOOD is pulled low.

8.3.3 Undervoltage Lockout (UVLO)

The TPS2663x devices feature an accurate $\pm 2\%$ adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input undervoltage fault, the internal FET quickly turns off and \overline{FLT} is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in the *Simplified Schematic*. The TPS2663x devices also features a factory set 15-V input supply undervoltage lockout $V_{(IN_SYS_UVLO)}$ threshold with 1-V hysteresis. This feature can be enabled by connecting the UVLO terminal directly to the GND terminal.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

If the undervoltage lockout function is not needed, the UVLO terminal must be connected to the IN SYS terminal. UVLO terminal must not be left floating. In the applications where reverse polarity protection is required connect a minimum of 300-kΩ resistor between UVLO and IN SYS.

Figure 7-1 shows the turn-ON behavior when UVLO pin voltage exceeds V_(UVLOR) threshold.


8.3.4 Overvoltage Protection (OVP)

The TPS2663x devices incorporate circuitry to protect the system during overvoltage conditions. The TPS26630 and TPS26631 feature an accurate ±2% adjustable overvoltage cutoff functionality. A voltage more than V_(OVPR) on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN SYS supply to OVP terminal to GND as shown in the Simplified Schematic.

The TPS26630 and TPS26631 also feature a factory set 34.3-V input overvoltage cutoff $V_{(IN-SYS-OVP)}$ threshold with a 440-mV hysteresis. This feature can be enabled by connecting the OVP terminal directly to the GND terminal. The TPS26632, TPS26633 and TPS26636 feature an internally fixed 35-V maximum overvoltage clamp $V_{(OVC)}$ functionality. The TPS26632 and TPS26633 clamps the output voltage to $V_{(OVC)}$ when the input voltage exceeds 35 V. TPS26635 features a fixed 39-V maximum overvoltage clamp level. During the output voltage clamp operation, the power dissipation in the internal MOSFET is PD = $(V_{(IN SYS)} - V_{(OVC)}) \times I_{(OUT)}$. Excess power dissipation for a prolonged period can increase the device temperature. To avoid this increase, the internal FET is operated in overvoltage clamp for a maximum duration of t_{OVC(dly)}, 162 ms (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as shown in Table 8-1.

Figure 7-1 shows the turn-ON behavior when OVP pin voltage falls below V_(OVPF) threshold.

Figure 8-5 illustrates the overvoltage cutoff functionality and Figure 8-6 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617 µs (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



8.3.5 Input Reverse Polarity Protection (B GATE, DRV)

The TPS2663x devices support the reverse input polarity protection feature. Connect an N-channel power FET (Q1) with the source to IN SYS, drain to IN and GATE to B-GATE as shown in Figure 8-7. This action forms a back to back FET topology in power path that is required to protect the load from input reverse polarity faults. Connect an external signal FET (Q2) across BGATE, DRV and IN_SYS. Q2 acts as a pulldown gate switch

for Q1. In the applications where reverse polarity protection and reverse current blocking is not required then connect IN_SYS and IN together. Leave BGATE and DRV open as shown in Figure 8-8.

Figure 8-9 illustrates the reverse input polarity protection functionality.

The TPS2663x devices support a maximum differential voltage across $V_{(IN_SYS)} - V_{(OUT)}$ up to -85 V. This high voltage transients generally appear during the IEC61000-4-5 surge testing at the $V_{(IN_SYS)}$. This voltage stress appears across the external N-channel FET. The TPS2663x provides a gate drive (B_GATE) of 10.2 V (typical). The fast pulldown gate switch Q2 pulls down the GATE of the Q1 during reverse current and reverse polarity fault events. Q2 must be at least 15-V, VDS rated FET with a maximum VGS rating of 20 V, Ciss \leq 50 pF and VGTH(min) \leq 3 V.




Figure 8-7. Configuration for Input Reverse Polarity Protection and Reverse Current Blocking




Figure 8-8. Configuration for Applications Without Input Reverse Polarity Protection and Reverse Current Blocking Requirement




Figure 8-9. Input Reverse Polarity Response at -60-V Input

8.3.6 Reverse Current Protection

The device monitors $V_{(IN_SYS)}$ and $V_{(OUT)}$ to provide true reverse current blocking when a reverse condition or input power failure condition is detected. The reverse comparator turns OFF the external blocking FET Q1 quickly as soon as $V_{(IN_SYS)} - V_{(OUT)}$ falls below -1 V. The total time taken to turn OFF the FET Q1 in this condition is $t_{RCB(fast\ dly)} + t_{(Driver)}$. Use Equation 4 to calculate the delay due to the driver stage $t_{(Driver)}$.

$$t_{(Driver)} = -RDSON_{(Q2)}xCiss_{(Q1)}xIn(\frac{VGTH_{(Q1)}}{V_{BGATE}})$$
(4)

where

RDSON_(Q2) is the on resistance of the fast pulldown switch Q2


Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

- Ciss_(Q1) is the input capacitance of the blocking FET Q1
- VGTH_(Q1) is the GATE threshold voltage of the blocking FET Q1
- V_{BGATE} = 10.2 V (typical)

In a typical system design, t_(Driver) is generally 10% to 20% of t_{RCB(fast dly)} of 120 ns (typical).

Figure 8-10 and Figure 8-11 illustrate the behavior of the system during input hot short-circuit condition. The blocking FET Q1 is turned ON within 1.6 ms (typical) after the differential forward voltage $V_{(IN_SYS)} - V_{(OUT)}$ exceeds 67 mV (typical).



The reverse comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This event is achieved by controlling the turn-OFF time of the internal FET based on the over-drive differential voltage $V_{(IN_SYS)} - V_{(OUT)}$ over $V_{(REVTH)}$. The higher the over-drive, the faster the turn-OFF time, $t_{RCB(dly)}$.

8.3.7 Overload and Short-Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

8.3.7.1 Overload Protection

Use Equation 5 to set the current limit.

$$I_{OL} = \frac{18}{R_{(ILIM)}}$$
 (5)


where

- I_(OL) is the overload current limit in Ampere
- $R_{(II,IM)}$ is the current limit resistor in $k\Omega$

8.3.7.1.1 Active Current Limiting at 1 \times I_{OL} (TPS26630 and TPS26632 Only)

The TPS2663x devices feature accurate overload current limiting and fast short-circuit protection feature. With TPS26630 and TPS26632, if the load current exceeds the programmed current limit, I_{OL} , the device regulates the current through it at I_{OL} , eventually reducing the output voltage. The power dissipation across the device during this operation is $(V_{IN} - V_{OUT}) \times I_{OL}$, and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the FET $t_{CL_PLIM(dly)}$, 162 ms (typical). If the thermal shutdown occurs before this time, the internal FET turns OFF and the subsequent operation (auto-retry

or latch-off) depends on the MODE pin configuration in Table 8-1. Figure 8-12 and Figure 8-13 illustrate overload current limiting performance.




8.3.7.1.2 Active Current Limiting With 2 \times I_{OL} Pulse Current Support (TPS26631, TPS26633, TPS26635, TPS26636, and TPS26637 Only)

TPS26631, TPS26635, and TPS26637 after the start-up and with PGOOD high, if the load current exceeds I_{OL} , then an internal fixed $t_{CB(dly)}$, 25.5 ms (typical) timer starts. During this time, the device passes through the over current demanded by the load not more than 2 × I_{OL} above which the device regulates at 2 × I_{OL} . After $t_{CB(dly)}$ time, the device regulates the current at I_{OL} . The power dissipation across the device during this operation is $(V_{IN} - V_{OUT}) \times I_{OL}$, and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the internal FET in current regulation is $t_{CL_PLIM(dly)}$. The subsequent operation is based on the MODE setting (either auto-retry or latch-off) in Table 8-1.

The 2 × $I_{(OL)}$ pulse current support is activated only after PGOOD goes high. If PGOOD is in low state such as during start-up operation or during auto-retry cycles, the 2 × $I_{(OL)}$ pulse current support is not activated and the device limits the current at $I_{(OL)}$ level.

Figure 8-14 and Figure 8-15 illustrate overload current limiting performance.





The TPS2663x devices feature ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

Refer to Figure 7-2 for more information on $t_{CB(dly)}$ and $t_{CL\ PLIM(dly)}$ parameter measurement information.

8.3.7.2 Short-Circuit Protection

During a transient output short-circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn-OFF $t_{FASTTRIP(dly)} = 1$ μs (typical) with $t_{(SCP)} = 45$ A of the internal FET during an output short-circuit event. The fast-trip threshold is internally set to $t_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $t_{(OL)}$. Then the device functions similar to the overload condition. Figure 8-14 illustrates output hot-short performance of the device.




Figure 8-16. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This event is achieved by controlling the turn-OFF time of the internal FET based on the overcurrent level, $I_{(FASTTRIP)}$, through the device. The higher the overcurrent, the faster the turn-OFF time, $I_{FASTTRIP}(I)$. At overload current level in the range of $I_{FASTTRIP} < I_{OUT} < I_{SCP}$, the fast-trip comparator response is 3.2 μ s (typical).

8.3.7.2.1 Start-Up With Short Circuit on Output

When the device is started with short circuit on the output, the current begins to limit at $I_{(OL)}$. Due to high power dissipation of VIN × $I_{(OL)}$ within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at $T_{(J_REG)}$, 145°C (typical) for a duration of $t_{(Treg_timeout)}$, 2.5 seconds (typical). Subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as per the Table 8-1. FLT gets asserted after $t_{(Treg_timeout)}$ and remains asserted till the output short circuit is removed. Figure 8-17 illustrates the behavior of the device in this condition.




Figure 8-17. Start-Up With Short on Output

8.3.8 Output Power Limiting, PLIM (TPS26632, TPS26633, TPS26635, TPS26636, and TPS26637 Only)

The TPS26630 and TPS26631 devices with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety, which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS26632, TPS26633, TPS26635, and TPS26636 devices integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in Figure 8-18 to set the output power limiting value. If output power limiting is not required then connect PLIM to GND directly. This action disables the PLIM functionality.

During an over power load event, the TPS26632 limits the output power at the programmed value set by PLIM resistor. This action indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and $P_{LIM} = V_{OUT} \times I_{OUT}$. Figure 6-12 shows the output power limit and current limit characteristics of TPS26632 with 100-W power limit setting. The maximum duration for the device in power limiting mode is 162 ms (typical), $t_{CL_PLIM(dly)}$. After this time, the device operates either in auto-retry or latch-off mode based on MODE pin configuration in Table 8-1.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

During an over power load event, the TPS26633, TPS26635, TPS26636 and TPS26637 allows the extra power for a maximum duration of $t_{CB(dly)}$, 25.5 ms (typical). The maximum power during this time is limited to $V_{OUT} \times 2$ \times I_{OL} where I_{OL} is the overload current limit set by the R_(ILIM) resistor. After the t_{CB(dly)} time, the output power gets limited to the value programmed by the PLIM resistor. Use Equation 6 to set the power limit.

$$P_{(PLIM)} = 1 \times R_{(PLIM)} \tag{6}$$

Here, $P_{(PLIM)}$ is output power limit in watts, $R_{(PLIM)}$ is the power limit setting resistor in k Ω . Figure 8-19 and Figure 8-20 illustrate output power limiting performance of TPS26632 and TPS26633 devices respectively.

Refer to Figure 7-2 for more information on t_{CB(dlv)} and t_{CL PLIM(dlv)} parameter measurement information.





Figure 8-18. TPS26632, TPS26633, TPS26635, TPS26636, and TPS26637 Typical Application Schematic



8.3.9 Current Monitoring Output (IMON)

The TPS2663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor R_(IMON) from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage (V_(IMONmax)) for monitoring the

current is limited to 4 V. This maximum voltage puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by Equation 7.

$$V(IMON) = [I(OUT) \times GAIN(IMON)] \times R(IMON)$$
(7)

Where,

- GAIN_(IMON) is the gain factor I_(IMON):I_(OUT) = 27.9 μA/A (Typical)
- I_(OUT) is the load current

Refer to Figure 6-13 for IMON output versus load current plot. Figure 8-21 illustrates IMON performance.




Figure 8-21. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

8.3.10 FAULT Response (FLT)

The FLT open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, reverse current, ILIM pin short and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry. FLT can be left open or connected to GND when not used.

8.3.11 IN_SYS, IN, OUT, and GND Pins

Connect a minimum of a 0.1-uF capacitor across IN_SYS and GND. For systems and applications where a reverse polarity protection feature, reverse current blocking feature, or both is required

- Connect a N-channel FET between IN_SYS and IN with source of the FET connected to IN_SYS, Drain at IN and GATE to B GATE.
- Connect a N-channel signal FET with GATE to DRV, Drain to B GATE, Source to IN SYS

If the external N-channel FET is not used then connect IN_SYS and IN together and leave B_GATE and DRV pins floating as shown in Figure 8-7. Do not leave any of the IN and OUT pins un-connected.

8.3.12 Thermal Shutdown


Copyright © 2024 Texas Instruments Incorporated

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET, if the junction temperature exceeds $T_{(TSD)}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as per the Table 8-1, the device either latches off or commences an auto-retry cycle of 648 ms (typical), $t_{(TSD_retry)}$ after $T_J < [T_{(TSD)} - 11^{\circ}C]$. During the thermal shutdown, the fault pin \overline{FLT} pulls low to indicate a fault condition.



8.3.13 Low Current Shutdown Control (SHDN)

The internal, external FET and hence the load current can be switched off by pulling the \overline{SHDN} pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μ A (typical) in SHUTDOWN state. To assert \overline{SHDN} low, the pulldown must have sinking capability of at least 10 μ A. To enable the device, \overline{SHDN} must be pulled up to at least 2 V. After the device is enabled, the internal FET turns on with dVdT mode. Figure 8-22 and Figure 8-15 illustrate the performance of \overline{SHDN} control.



8.4 Device Functional Modes

The TPS2663x devices respond differently to overload with MODE pin configurations. Table 8-1 explains the operational differences.

Table 8-1. Device Operational Differences Under Different MODE Configurations

MODE PIN CONFIGURATION	OVERLOAD PROTECTION OPERATION	DEVICE		
	Active current limiting at 1x for a maximum duration of t _{CL_PLIM(dly)} . There after Latches OFF. Latch reset by toggling SHDN low to high or UVLO low to high or power cycling IN_SYS.	TPS26630, TPS26632, TPS26636		
Open	Active current limiting at 2x for t _{CB(dly)} duration followed with 1x current limiting for a maximum duration of t _{CL_PLIM(dly)} . There after Latches OFF. Latch reset by toggling SHDN low to high or UVLO low to high or power cycling IN_SYS.	TPS26631, TPS26633, TPS26635,TPS26637		
	Active current limiting at 1x for a maximum duration of t _{CL_PLIM(dly)} . There after auto-retries after a delay of t _(TSD_retry) .	TPS26630, TPS26632, TPS26636		
Shorted to GND	Active current limiting at $2x$ for $t_{CB(dly)}$ duration followed with $1x$ current limiting for a maximum duration of $t_{CL_PLIM(dly)}$. There after auto-retries after a delay of $t_{(TSD_retry)}$.	TPS26631, TPS26633, TPS26635,TPS26637		

Refer to Figure 7-2 for more information on $t_{CB(d|v)}$ and $t_{CL\ PLIM(d|v)}$ parameter measurement information.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS2663x is an industrial eFuse, typically used for hot-swap and power rail protection applications. The device operates from 4.5 V to 60 V with adjustable current limit, output power limit, overvoltage, undervoltage and reverse polarity protections. The device aids in controlling inrush current and provides robust protection against reverse current and filed miss-wiring conditions for systems such as PLCs, Industrial PCs, Control and Automation and Sensors. The device also provides robust protection for multiple faults on the system rail

The *Detailed Design Procedure* section can be used to select component values for the device. Additionally, a spreadsheet design tool, *TPS2663 Design Calculator*, is available in the web product folder.

9.2 Typical Application: Power Path Protection in a PLC System




Figure 9-1. A Typical CPU (PLC Controller) System Block Diagram

The PLC system is usually connected to an external 24-V DC power supply to provide power to the controller unit, backplane, and I/O modules. Input protection circuits are required to protect the PLC from faults such as overvoltage, undervoltage, and overload. Because input supply connectors are screw type, there can always be a possibility of reverse supply connections. Protection circuits must block the reverse polarity to protect

the PLC from possible negative voltages. At the same time, every PLC is tested for electrostatic discharge (ESD) according to IEC 61000-4-2, burst pulses (EFT) according to IEC 61000- 4-4, energy single pulse (surge) according to IEC 61000-4-5, voltage drops and interruptions. Figure 9-1 shows a system block diagram of PLC controller unit along with the input protection socket. The TPS2663x devices offer a plug and play input protection solution for such applications. For more information about this end equipment, refer to the TI application site on *Programmable Logic Controller (PLC)*, *DCS & PAC: CPU (PLC Controller)*.




Figure 9-2. 24-V, 2-A eFuse Input Protection Circuit for Industrial PLC, CNC CPU

9.2.1 Design Requirements

Table 9-1 shows the design requirements for TPS2663x.

Table 9-1. Design Requirements

iable of it beergh itteration.				
	DESIGN PARAMETER	EXAMPLE VALUE		
V _(IN)	Typical input voltage	24 V		
V _(UV)	Undervoltage lockout set point	18 V		
V _(OV)	Overvoltage cutoff set point	33 V		
I _(LIM)	Overload current limit	2 A		
I _(INRUSH)	Inrush current limit	500 mA		
P _(OUT)	Output load	15 W (DC-DC) with 15-V VINmin _{DC-DC}		
T _(FAIL_TR)	Power interruption time	10 ms		
P _(Surge)	IEC61000-4-5 surge test level	± 500-V, 2-Ω generator impedance		

9.2.2 Detailed Design Procedure

9.2.2.1 Programming the Current-Limit Threshold—R_(ILIM) Selection

The R_(ILIM) resistor at the ILIM pin sets the overload current limit. Use Equation 8 to set the overload current limit

$$R_{(ILIM)} = \frac{18}{I_{OL}} = 9k\Omega \tag{8}$$

where

I_{LIM} = 2 A

Choose the closest standard 1% resistor value: $R_{(ILIM)}$ = 9.09 k Ω .

9.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R₁, R₂ and R₃ connected between IN_SYS, UVLO, OVP and GND pins of the device. Use Equation 9 and Equation 10 to calculate the values required for setting the undervoltage and overvoltage.

$$V(OVPR) = \frac{R_3}{R_1 + R_2 + R_3} \times V(OV)$$
(9)

$$V_{(UVLOR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)}$$
(10)

For minimizing the input current drawn from the power supply $\{I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)\}$, TI recommends to use higher value resistance for R_1 , R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, I(R₁₂₃) must be chosen to be 20x greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)}$ = 1.2 V and $V_{(UVLOR)}$ = 1.2 V. From the design requirements, $V_{(OV)}$ is 33 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of R_3 = 34 k Ω and use Equation 9 to solve for R_1 + R_2) = 916 k Ω . Use Equation 10 and value of R_1 + R_2 0 to solve for R_2 = 29.4 k Ω 0, and finally R_1 = 887 k Ω 0.

Choose the closest standard 1% resistor values: R_1 = 887 k Ω , R_2 = 29.4 k Ω , and R_3 = 34 k Ω .

The UVLO and the OVP pins can also be connected to the GND pin to enable the internal default $V_{(OV)}$ = 34.2 V and $V_{(UV)}$ = 15.6 V.

9.2.2.3 Output Buffer Capacitor - COUT

During the power interruption time T_{FAIL_TR} the output capacitor C_{OUT} of the TPS26630 provides energy to the 15 W DC-DC converter load. Use Equation 11 to compute the required buffer capacitor C_{OUT}

$$C_{OUT} = \frac{2 \times P_{(DC-DC)} \times T_{FAIL_TR}}{V_{(IN_SYS)}^2 - V_{(UV_DC-DC)}^2}$$
(11)

where

- P_(DC-DC) = 15 W/η. Assuming efficiency of 95%, P_(DC-DC) = 15.8 W
- T_{FAIL} T_R = 10 ms
- V_(IN SYS) = 24 V
- V_(UV DC-DC) = 15 V

 C_{OUT} = 0.9 mF. Choose a capacitor with ±10% tolerance, C_{OUT} = 1 mF/35 V electrolytic capacitor. Figure 9-4 and Figure 9-5 illustrate the performance during the power interruption tests on TPS26630. Figure 9-8 illustrates the performance on TPS26631.

9.2.2.4 PGTH Set Point

Set the V_{PGTHF} threshold at the down-stream DC-DC converter UVLO falling threshold. VIN minimum operating voltage of the DC-DC converter is at 15 V. Assuming UVLO to be at 20% lower level, V_{UVLO_DC-DC} = 12 V. Use Equation 12 to calculate R_4 and R_5 .

$$V_{(PGTHF)} = \frac{R_5}{R_4 + R_5} \times V_{UVLO_DC-DC}$$
(12)



 $V_{(PGTHF)}$ = 1.14 V. Assuming R_5 = 56 k Ω , R_4 comes out to be approximately 499 k Ω .

9.2.2.5 Setting Output Voltage Ramp Time—(t_{dVdT})

Use Equation 1 and Equation 2 to calculate required $C_{(dVdT)}$ for achieving an inrush current of 500 mA. $C_{(dVdT)} = 0.1 \, \mu F$. Figure 9-3 illustrates the inrush current limiting performance during 24-V hot plug-in condition.

9.2.2.5.1 Support Component Selections— R_{PGOOD} and C_(IN)

The R_{PGOOD} serves as pullup for the open-drain output. The current sink by this pin must not exceed 10 mA (see the *Absolute Maximum Ratings* table). TI recommends typical resistance value in the range of 10 k Ω to 100 k Ω for R_{PGOOD} . Connect PGOOD directly to the EN pin of the DC-DC converter. Figure 9-6 and Figure 9-8 illustrate the power-up and power-down performance of the system respectively. The C_{IN} is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of 1 μ F for $C_{(IN)}$ for limit the slew rates during the surge test.


9.2.2.6 Selecting Q1, Q2 and TVS Clamp for Surge Protection

For ± 500 -V, 2- Ω surge, typically a SMC sized TVS like SMCJ36CA clamps the voltage around ± 55 V. During the negative surge strike, the input voltage V_{IN_SYS} spikes to -55 V. This spike results in a voltage stress of -(55 V + 24 V) = -79 V across the external blocking FET Q1. Choose at least a 80-V rated N-channel FET. B_GATE drive is in the range of 10 V to 14 V. Select a suitable FET with the target RDSON specified at this gate drive voltage. The fast pulldown gate switch Q2 pulls down the GATE of the Q1 during the reverse current event appearing during the surge test. Q2 must be at least 15-V VDS rated FET with a maximum VGS rating of 20-V , Ciss <= 50 pF and VGTH(min) ≤ 3 V. CSD19537Q3 and BSS138 are selected for Q1 and Q2 respectively. Figure 9-9 and Figure 9-10 illustrate the performance of the system during the surge testing.


Product Folder Links: TPS2663

Copyright © 2024 Texas Instruments Incorporated

9.2.3 Application Curves







9.3 System Examples

9.3.1 Simple 24-V Power Supply Path Protection

With the TPS2663x devices, a simple 24-V power supply path protection can be realized using a minimum of five external components as shown in the schematic diagram in Figure 9-11. The external components required are: an N–Channel Power FET Q_1 , an N–Channel signal FET Q_2 , and an $R_{(ILIM)}$ resistor to program the current limit, $C_{(IN)}$ and $C_{(OUT)}$ capacitors.




Figure 9-11. TPS26630 Configured for a Simple 24-V Supply Path Protection

Protection features with this configuration include:

- Load and device protection from reverse input polarity fault down to -60 V (with a 60-V rated Q₁)
- Overvoltage protection at 34 V
- Inrush current control with 24-V/240-us output voltage slew rate
- Reverse current blocking
- Accurate current limiting with auto-retry

9.3.2 Priority Power MUX Operation

Applications having two energy sources, such as portable battery powered equipment require preference of one source to another. For example, mains power (wall-adapter) has the priority over the internal backup power or auxiliary power. These applications demand for switch over from mains power to backup power only when main input voltage falls below a user defined threshold. The TPS2663x devices provide a simple solution for priority power multiplexing needs.

Figure 9-12 shows a typical priority power multiplexing implementation using devices. When the MAIN power is present, the device in VIN_MAIN path powers the OUT bus irrespective of whether auxiliary power VIN_AUX is greater than or less than VIN_MAIN. After the voltage on the VIN_MAIN rail falls below the user-defined threshold, the device VIN_MAIN issues a signal to switch over to auxiliary power VIN_AUX. The transition happens seamlessly in tooyP(dly_fast), with minimal voltage droop on the output. The voltage droop during transition is a function of load current and output capacitance. See Equation 13.

$$V_{(DROOP)} = \frac{I_{(LOAD)} x t_{OVP(fast_dly)}}{C_{(OUT)}}$$
(13)

where

V_(DROOP) is in volts, I_(LOAD) is load current in Ampere, C_(OUT) is output capacitance in μF, t_{OVP(fast_dly)} = 140 μs (typical)

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *TPS2663*



Figure 9-13, Figure 9-14, Figure 9-15 and figure 9-16 show typical switch-over waveforms of Priority Muxing implementation using the TPS26630 or TPS26631 for 20-V primary and 24-V auxiliary bus.






Figure 9-12. Priority Power Mux Implementation







9.3.3 Input Protection for a Compact 24-V Auxiliary Power Supply for Servo Drives

TPS2663x eFuse protects the system from common faults such as reverse polarity, reverse power flow, overvoltage, undervoltage and overcurrents along with a robust EMC immunity performance. For further information, refer to Compact, efficient, 24-V input auxiliary power supply reference design for servo drives design guide.

9.4 Dos and Do Nots

- Use external FETs Q1 and Q2. in the applications where reverse polarity protection is required.
- Connect at least a 300-kΩ resistor across UVLO and IN_SYS in the applications where reverse polarity protection is required.

9.5 Power Supply Recommendations

The TPS2663x eFuse is designed for the supply voltage range of 4.5 V \leq V_{IN} \leq 60 V. If the input supply is located more than a few inches from the device, TI recommends an input ceramic bypass capacitor higher than 0.1 µF. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short-circuit conditions.

9.5.1 Transient Protection

In case of short-circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the Absolute Maximum Ratings of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane

Copyright © 2024 Texas Instruments Incorporated

- Using a Schottky diode across the output and GND to absorb negative spikes
- Using a low value ceramic capacitor ($C_{(IN)}$ to approximately 0.1 μ F) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with Equation 14


$$V_{\text{spike(Absolute)}} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(14)

where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least 1 μ F of input capacitor.

Figure 10-1 shows the circuit implementation with optional protection components (a ceramic capacitor, TVS and, Schottky diode).



^{*} Optional components needed for suppression of transients

Figure 9-17. Circuit Implementation With Optional Protection Components for TPS2663x

9.6 Layout

9.6.1 Layout Guidelines

- For all the applications, TI recommends a 0.1 μF or higher value ceramic decoupling capacitor between IN SYS terminal and GND.
- The external FET Q1 must be placed with DRAIN close to the V_{IN} pins of the IC and connected through a plane. The fast pulldown switch Q2 DRAIN and SOURCE must be placed very close to the GATE and SOURCE terminals of Q1 with very short loop. See Figure 9-18 and Figure 9-19 for a typical PCB layout example.
- The optimum placement of decoupling capacitor is closest to the IN_SYS and GND terminals of the device.
 Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN_SYS terminal, and the GND terminal of the IC.
- High-current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- Locate all the TPS2663x family support components R_(ILIM), C_(dVdT), R_(IMON), UVLO, OVP and PGTH resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.
- The trace routing for the R_{ILIM} component to the device must be as short as possible to reduce parasitic
 effects on the current limit and current monitoring accuracy. These traces must not have any coupling to
 switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect, and routed with short traces to reduce inductance. For example, TI
 recommends a protection Schottky diode to address negative transients due to switching of inductive loads,
 and it must be physically close to the OUT and GND pins.

www.ti.com

Thermal Considerations: When properly mounted, the PowerPAD integrated circuit package provides significantly greater cooling ability. To operate at rated power, the PowerPAD integrated circuit package must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher current applications.

9.6.2 Layout Example

Top Layer

Bottom layer GND plane

Top Layer GND Plane

Via to Bottom Layer




Figure 9-18. Typical PCB Layout Example with QFN Package with a 2-Layer PCB



- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




Figure 9-19. Typical PCB Layout Example with HTSSOP Package with a 2-Layer PCB

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, TPS2663 Design Calculator
- Texas Instruments, CPU (PLC Controller)
- Texas Instruments, Compact, efficient, 24-V input auxiliary power supply reference design for servo drives design guide

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision F (June 2021) to Revision G (June 2024)	Page
•	Added TPS26637 device to the document	1
•	Added the TPS26637 device to the Device Comparison Table section	<mark>2</mark>
•	Updated the overload fault response and OV clamp voltage for TPS26636 in the <i>Device Comparison</i> section.	
	Added the TPS26637 device to the Pin Configuration and Functions section	
•	Added the TPS26637 device to the <i>Overview</i> section	
•	Added the TPS26637 device to the PGTH as VOUT Sensing Input section	
•	Added the TPS26637 device to Section 8.3.7.1.2	23
•	Deleted the TPS26636 device from Section 8.3.7.1.2	23
•	Added the TPS26637 device to Section 8.3.8	25
•	Updated the overload protection for the TPS26636 device in Section 8.3.8	25
•	Added the TPS26637 device to the Device Functional Modes section	28
•	Updated the overload protection for the TPS26636 device in the Device Functional Modes section	



С	hanges from Revision E (March 2020) to Revision F (June 2021)	Page
	Undated the numbering format for tables, figures and cross-references throughout the document	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 8-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS26630RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26630	Samples
TPS26630RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26630	Samples
TPS26631PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26631	Samples
TPS26631PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26631	Samples
TPS26631RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26631	Samples
TPS26631RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26631	Samples
TPS26632RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26632	Samples
TPS26632RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26632	Samples
TPS26633PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26633	Samples
TPS26633PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26633	Samples
TPS26633RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26633	Samples
TPS26633RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26633	Samples
TPS26635RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26635	Samples
TPS26635RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26635	Samples
TPS26636PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26636	Samples
TPS26636PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-250C-1 YEAR	-40 to 125	TPS26636	Samples
TPS26637PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26637	Samples
TPS26637RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26637	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 8-Jun-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Jun-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS26630RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26630RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26631PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26631PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26631RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26631RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26632RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26632RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26633PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26633PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26633RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26633RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26635RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26635RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26636PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26636PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jun-2024

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS26637PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
ĺ	TPS26637RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 9-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS26630RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26630RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26631PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26631PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26631RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26631RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26632RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26632RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26633PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26633PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26633RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26633RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26635RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26635RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26636PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26636PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26637PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26637RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

6.5 x 4.4, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated