TEXAS INSTRUMENTS

TPA6120A2 High Fidelity Headphone Amplifier

1 Features

- SNR of 128dB A-Weighted.
- THD of 112.5dB
- Current-Feedback Architecture
- Output Voltage Noise of $0.9\mu V_{rms}$ at Gain = 1V/V (16Ω Load)
- Power Supply Range: ±5V to ±15V
- 1300V/µs Slew Rate
- Can be configured for Single Ended or Differential Inputs
- Independent Power Supplies for Low Crosstalk

2 Applications

- Professional Audio Equipment
- HiFi Smartphone
- Consumer Home Audio Equipment
- Headphone Drivers

3 Description

In applications requiring a high-power output, very high fidelity headphone amplifier, the TPA6120A2 replaces a costly discrete design and allows music, not the amplifier, to be heard. The TPA6120A2's current-feedback AB amplifier architecture delivers high bandwidth, extremely low noise, and up to 128dB of dynamic range.

Three key features make current-feedback amplifiers outstanding for audio. The first feature is the high slew rate that prevents odd order distortion anomalies. The second feature is current-on-demand at the output that enables the amplifier to respond quickly and linearly when necessary without risk of output distortion. When large amounts of output power are suddenly needed, the amplifier can respond extremely quickly without raising the noise floor of the system and degrading the signal-to-noise ratio. The third feature is the gain-independent frequency response that allows the full bandwidth of the amplifier to be used over a wide range of gain settings.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA6120A2	HSOP (20)	7.5mm x 12.82mm
	VQFN (14)	3.5mm x 3.5mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic

Table of Contents

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2014) to Revision B   **Page**

Changes from Original (March 2004) to Revision A   **Page**

6 Pin Configuration and Functions

DWP Package
20-Pin HSOP
Top View

```
        LVCC−  ⊏  1 ○      20  ⊐  RVCC−
        LOUT   ⊏  2         19  ⊐  ROUT
        LVCC+  ⊏  3         18  ⊐  RVCC+
        LIN+   ⊏  4         17  ⊐  RIN+
        LIN−   ⊏  5         16  ⊐  RIN−
        NC     ⊏  6         15  ⊐  NC
        NC     ⊏  7         14  ⊐  NC
        NC     ⊏  8         13  ⊐  NC
        NC     ⊏  9         12  ⊐  NC
        NC     ⊏  10        11  ⊐  NC
```

NC – No internal connection

RGY Package
14-Pin VQFN with Thermal PAD
Top View

```
             LOUT  LVCC−  NC  RVCC−  ROUT
              13    12    11   10     9

    LVCC+ [14]                          [8]  RVCC+

    LIN+  [1]                           [7]  RIN+

              2     3     4    5      6
             LIN−   NC    NC   NC    RIN−
```

Pin Functions

PIN			I/O	DESCRIPTIONS
NAME	**HSOP NO.**	**VQFN NO.**		
LVCC-	1	12	I	Left channel negative power supply – must be kept at the same potential as RVCC- if both amplifiers are to be used.
LOUT	2	13	O	Left channel output
LVCC+	3	14	I	Left channel positive power supply – must be kept at the same potential as RVCC+ if both amplifiers are to be used.
LIN+	4	1	I	Left channel positive input
LIN-	5	2	I	Left channel negative input
NC	6,7,8,9,10,11, 12,13,14,15	3, 4, 5, 11	-	Not internally connected
RIN-	16	6	I	Right channel negative input
RIN+	17	7	I	Right channel positive input
RVCC+	18	8	I	Right channel positive power supply - must be kept at the same potential as LVCC+ if both amplifiers are to be used.
ROUT	19	9	O	Right channel output
RVCC-	20	10	I	Right channel negative power supply - must be kept at the same potential as LVCC- if both amplifiers are to be used.
Thermal Pad	-	-	-	Connect to ground. The thermal pad must be soldered down in all applications to properly secure device on the PCB.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

	MIN	MAX	UNIT
Supply voltage, xV_{CC+} to xV_{CC-}. Where x=L or R channel	9	33	V
Input voltage, V_I [2]		$\pm V_{CC}$	
Differential input voltage, V_{ID}		6	V
Minimum load impedance		8	Ω
Continuous total power dissipation	See *Thermal Information*		
Operating free–air temperature range, T_A	–40	85	°C
Operating junction temperature range, T_J [3]	–40	150	°C
Storage Temperature, T_{stg}	–40	125	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) When the TPA6120A2 is powered down, the input source voltage must be kept below 600mV peak.
(3) The TPA6120A2 incorporates an exposed PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature that could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic Discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	For Pins: LVCC+, RVCC+, LVCC-, RVCC	±500	V
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins	For all pins except: LVCC+, RVCC+, LVCC-, RVCC	±2000	
		Charged device model (CDM), per JEDEC specification JESD22-C101		±1500	

(1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC+} and V_{CC-}	Split Supply	±5		±15	V
	Single Supply	10		30	
Load impedance	V_{CC} = ±5V or ±15V	16			Ω
Operating free–air temperature, T_A		–40		85	°C

7.4 Thermal Information

THERMAL METRIC[1]		TPA6120A2 DWP [HSOP] 20 PINS	TPA6120A2 RGY [VQFN] 14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.5	49.4	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	55.2	62.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.1	25.4	
ψ_{JT}	Junction-to-top characterization parameter	23.1	1.6	
ψ_{JB}	Junction-to-board characterization parameter	36.2	25.5	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	7.6	6.2	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$|V_{IO}|$	Input offset voltage (measured differentially)	$V_{CC} = \pm5V$ or $\pm15V$		2	5	mV
PSRR	Power supply rejection ratio	$V_{CC} = \pm5V$ to$\pm15V$		75		dB
V_{IC}	Common mode input voltage	$V_{CC} = \pm5V$	±3.4	±3.7		V
		$V_{CC} = \pm15V$	±13.2	±13.5		
I_{CC}	Supply current (each channel)	$V_{CC} = \pm5V$		11.5	13	mA
		$V_{CC} = \pm15V$			15	
I_O	Output current (per channel)	$V_{CC} = \pm5V$ to $\pm15V$		700		mA
	Input offset voltage drift	$V_{CC} = \pm5V$ or $\pm15V$		20		µV/°C
r_i	Input resistance			300		kΩ
r_o	Output resistance	Open Loop		13		Ω
V_O	Output voltage swing	$V_{CC} = \pm15V$, $R_L = 25Ω$	11.8 to -11.5	12.5 to -12.2		V

7.6 Operating Characteristics[1]

$T_A = 25°C$, $R_L = 25Ω$, Gain = 1V/V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
THD+N	Total harmonic distortion plus noise	$R_L = 32Ω$ f = 1kHz	$V_{CC} = \pm5V$ $P_O = 10mW$		101		dB
			$V_{CC} = \pm15V$ $P_O = 100mW$		90		
		$R_L = 64Ω$ f = 1kHz	$V_{CC} = \pm5V$ $P_O = 10mW$		104		
			$V_{CC} = \pm15V$ $P_O = 100mW$		94		
		$V_{CC} = \pm5V$, Gain = 1V/V	$V_O = 3V_{PP}$, $R_L = 10kΩ$ f = 1kHz		104		
		$V_{CC} = \pm15V$, Gain = 1V/V	$V_O = 10V_{PP}$, $R_L = 10kΩ$ f = 1kHz		108		
		$V_{CC} = \pm15V$, Gain = 1V/V	$V_O = 2V_{PP}$, $R_L = 10kΩ$ f = 1kHz		112.5		
k_{SVR}	Supply voltage rejection ratio	$R_L = 32Ω$ f = 1kHz $V_{(RIPPLE)} = 1V_{PP}$	$V_{CC} = \pm5V$		−75		dB
			$V_{CC} = \pm15V$		−78		
		$R_L = 64Ω$ f = 1kHz $V_{(RIPPLE)} = 1V_{PP}$	$V_{CC} = \pm5V$		−75		
			$V_{CC} = \pm15V$		−75		
CMRR	Common mode rejection ratio (differential)	$V_{CC} = \pm5V$ or $\pm15V$			100		dB
SR	Slew rate	$V_{CC} = \pm15V$, Gain = 5V/V, $V_O = 20 V_{PP}$			1300		V/µs
		$V_{CC} = \pm5V$, Gain = 2V/V, $V_O = 5 V_{PP}$			900		
V_n	Output noise voltage	$V_{CC} = \pm5V$ to $\pm15V$ $R_L = 16Ω$	Gain = 1V/V		0.9		µVrms
SNR	Signal-to-noise ratio	$R_L = 32Ω$ to 64Ω f = 1kHz	$V_{CC} = \pm15V$, Gain = 1V/V. A Weighted		128		dB
			$V_{CC} = \pm5V$, Gain = 1V/V. A Weighted		116		
	Crosstalk	$V_I = 1V_{RMS}$ $R_F = 1kΩ$ $R_L = 32Ω$ to 64Ω f = 1kHz	$V_{CC} = \pm15V$		-112		dB
			$V_{CC} = \pm5V$		-105		

(1)   For THD+N, k_{SVR}, and crosstalk, the bandwidth of the measurement instruments was set to 80kHz.

7.7 Typical Characteristics

$R_L = 10k\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz

Figure 1. Total Harmonic Distortion + Noise versus Frequency

$R_L = 64\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz

Figure 2. Total Harmonic Distortion + Noise versus Frequency

$R_L = 32\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz

Figure 3. Total Harmonic Distortion + Noise versus Frequency

$R_L = 10k\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz   f = 1kHz

Figure 4. Total Harmonic Distortion + Noise versus Output Voltage

$R_L = 64\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz   f = 1kHz

Figure 5. Total Harmonic Distortion + Noise versus Output Power

$R_L = 32\Omega$ Gain = 3V/V $R_F = 2k\Omega$
$R_I = 1k\Omega$ BW = 80kHz   f = 1kHz

Figure 6. Total Harmonic distortion + Noise versus Output Power

Product Folder Links: *TPA6120A2*

Typical Characteristics (continued)

Mono $V_{CC} = \pm 15V$

Figure 7. Power Dissipation versus Output Power

VCC = ±12V $V_{(ripple)} = 1V_{PP}$ Gain = 2V/V
BW = 80kHz

Representative of both positive and negative supplies

Figure 8. Power Dissipation versus Total Output Power

VCC = ±5V $V_{(ripple)} = 1V_{PP}$ Gain = 2V/V
BW = 80kHz

Figure 9. Supply Voltage rejection Ratio versus Frequency

$R_F = 1k\Omega$ Gain = 2V/V   BW = 80kHz

Figure 10. Crosstalk versus Frequency

Figure 11. Power Dissipation versus Power Output - 50mW Scale

Product Folder Links: *TPA6120A2*

8 Parameter Measurement Information

A. Separate power supply decoupling capacitors are used on all Vcc pins.

B. The low-pass filter is used to remove harmonic content above the audible range.

Figure 12. Test Circuit

9 Detailed Description

9.1 Overview

The TPA6120A2 is a current-feedback amplifier with differential inputs and single-ended outputs.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 Current-Feedback Amplifier

Current feedback results in low voltage noise, low distortion, high open-loop gain throughout a large frequency range, and can be used in a similar fashion as voltage-feedback amplifiers. The low distortion of the TPA6120A2 results in a signal-to-noise ratio of 128 dB.

9.3.2 Independent Power Supplies

Because the power supplies for the two amplifiers are available separately, one amplifier can be turned off to conserve power.

See *Power Supply Recommendations.*

Product Folder Links: *TPA6120A2*

9.4 Device Functional Modes

This device operates as a wide-bandwidth, current-feedback amplifier.

10 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

In many applications, the audio source is digital, and must go through a digital-to-analog converter (DAC) so that traditional analog amplifiers can drive the speakers or headphones.

10.2 Typical Application

10.2.1 High Voltage, High Fidelity DAC + Headphone Amplifier Solution

Figure 13 shows a complete circuit schematic for such a system. The digital audio is fed into a high performance DAC. The PCM1792, a Burr-Brown product from TI, is a 24-bit, stereo DAC.


Figure 13. Typical Application Circuit

Typical Application (continued)

10.2.1.1 Design Requirements

- ±12V Operation from bipolar power supply
- Differential voltage source
- Be transparent to the user

10.2.1.2 Detailed Design Procedure

The output of the PCM1792 is current, not voltage, so the OPA4134 is used to convert the current input to a voltage output. The OPA4134 (SBOS058), is a low-noise, high-speed, high-performance operational amplifier. C_F and R_F are used to set the cutoff frequency of the filter. The RC combination in Figure 13 has a cutoff frequency of 59 kHz. All four amplifiers of the OPA4134 are used so the TPA6120A2 can be driven differentially.

The output of the OPA4134 goes into the TPA6120A2. The TPA6120A2 is configured for use with differential inputs, stereo use, and a gain of 2V/V. Note that the 0.1µF capacitors are placed at every supply pin of the TPA6120A2, as well as the 39.2Ω series output resistor.

Each output goes to one channel of a pair of stereo headphones, where the listener enjoys crisp, clean, virtually noise free music with a dynamic range greater than the human ear is capable of detecting.

10.2.1.2.1 Resistor Values

Figure 14. Single-Ended Input With A Noninverting Gain Of 2V/V

In the most basic configuration (see Figure 14), four resistors must be considered, not including the load impedance. The feedback and input resistors, R_F and R_I, respectively, determine the closed-loop gain of the amplifier. R_O is a series output resistor designed to protect the amplifier from any capacitance on the output path, including board and load capacitance. R_S is a series input resistor.

The series output resistor should be between 10Ω and 100Ω. The output series resistance eases the work of the output power stage by increasing the load when low impedance headphones are connected, as well as isolating any capacitance on the following traces and headphone cable.

Because the TPA6120A2 is a current-feedback amplifier, take care when choosing the feedback resistor. TI recommends a lower level of 800Ω for the feedback resistance. No capacitors should be used in the feedback path, as they will form a short circuit at high frequencies.

The value of the feedback resistor should be chosen by using Figure 17 as a guideline. The gain can then be set by adjusting the input resistor. The smaller the feedback resistor, the less noise is introduced into the system. However, smaller values move the dominant pole to higher and higher frequencies, making the device more susceptible to oscillations. Higher feedback resistor values add more noise to the system, but pull the dominant pole down to lower frequencies, making the device more stable. Higher impedance loads tend to make the device more unstable. One way to combat this problem is to increase the value of the feedback resistor. It is not recommended that the feedback resistor exceed a value of 10kΩ. The typical value for the feedback resistor for the TPA6120A2 is 1kΩ. In some cases, where a high-impedance load is used along with a relatively large gain and a capacitive load, it may be necessary to increase the value of the feedback resistor from 1kΩ to 2kΩ, thus adding more stability to the system. Another method to deal with oscillations is to increase the size of R_O.

CAUTION
Do not place a capacitor in the feedback path. Doing so can cause oscillations.

Typical Application (continued)

Capacitance at the outputs can cause oscillations. Capacitance from some sources, such as layout, can be minimized. Other sources, such as those from the load (for example, the inherent capacitance in a pair of headphones), cannot be easily minimized. In this case, adjustments to R_O and/or R_F may be necessary.

The series output resistor should be kept at a minimum of 10Ω; small enough so that the effect on the load is minimal, but large enough to provide the protection necessary such that the output of the amplifier sees little capacitance. The value can be increased to provide further isolation, up to 100Ω. Care should be taken in selecting the thermal capacity of the output series resistor, as it will create a potential divider with the load and dissipate power.

The series resistor, R_S, should be used for two reasons:

1. It prevents the positive input pin from being exposed to capacitance from the line and source.
2. It prevents the source from seeing the input capacitance of the TPA6120A2.

The 50Ω resistor was chosen because it provides ample protection without interfering in any noticeable way with the signal. Not shown is another 50Ω resistor that can be placed on the source side of R_S to ground. In that capacity, it serves as an impedance match to any 50Ω source. See Figure 15.


Figure 15. Single-Ended Input With A Noninverting Gain Of −1V/V

Figure 16 shows the TPA6120A2 connected with differential inputs. Differential inputs are useful because they take the greatest advantage of the high CMRR of the device. The two feedback resistor values must be kept the same, as do the input resistor values.


Figure 16. Differential Input With A Noninverting Gain Of 2V/V

Special note regarding mono operation:

- If both amplifiers are powered on, but only one channel is to be used, the unused amplifier MUST have a feedback resistor from the output to the negative input. Additionally, the positive input should be grounded as close to the pin as possible. Terminate the output as close to the output pin as possible with a 25Ω load to ground.
- These measures should be followed to prevent the unused amplifier from oscillating. If it oscillates, and the power pins of both amplifiers are tied together, the performance of the amplifier could be seriously degraded.

Typical Application (continued)

10.2.1.2.2 Checking For Oscillations And Instability

Checking the stability of the amplifier setup is recommended. High frequency oscillations in the megahertz region can cause undesirable effects in the audio band.

Sometimes, the oscillations can be quite clear. An unexpectedly large draw from the power supply may be an indication of oscillations. These oscillations can be seen with an oscilloscope. However, if the oscillations are not obvious, or there is a chance that the system is stable but close to the edge, placing a scope probe with 10pF of capacitance can make the oscillations worse, or actually cause them to start.

A network analyzer can be used to determine the inherent stability of a system. An output versus frequency curve generated by a network analyzer can be a good indicator of stability. At high frequencies, the curve shows whether a system is oscillating, close to oscillation, or stable. In Figure 17 the system is stable because the high frequency rolloff is smooth and has no peaking. Increasing R_F decreases the frequency at which this rolloff occurs (see the Resistor Values section). Another scenario shows some peaking at high frequency. If the peaking is 2dB, the amplifier is stable as there is still 45 degrees of phase margin. As the peaking increases, the phase margin shrinks, causing the amplifier and the system to approach instability. The same system that normally has a 2dB peak has an increased peak when a capacitor is added to the output, indicating that the system is either on the verge of oscillation or is oscillating; corrective action is required.

V_{CC} = ±5V   Gain = 1V/V R_L = 25Ω

V_{IN} = 200mV

Figure 17. High Frequency Peaking for Oscillation and Instability

Product Folder Links: *TPA6120A2*

Typical Application (continued)

10.2.1.2.3 Thermal Considerations

There is no one to one relationship between output power and heat dissipation, so the following equations must be used:

$$\text{Efficiency of an amplifier} = \frac{P_L}{P_{SUP}} \tag{1}$$

Where

$$P_L = \frac{V_{LRMS}^2}{R_L}, \text{ and } V_{LRMS} = \frac{V_P}{\sqrt{2}}, \text{ therefore, } P_L = \frac{V_P^2}{2R_L} \text{ per channel} \tag{2}$$

$$P_{SUP} = V_{CC} I_{CCavg} + V_{CC} I_{CC(q)} \tag{3}$$

$$I_{CCavg} = \frac{1}{\pi} \int_0^{\frac{\pi}{2}} \frac{V_P}{R_L} \sin(t)\, dt = -\frac{V_P}{\pi R_L}[\cos(t)]_0^{\frac{\pi}{2}} = \frac{V_P}{\pi R_L} \tag{4}$$

Where

$$V_P = \sqrt{2\, P_L\, R_L} \tag{5}$$

Therefore,

$$P_{SUP} = \frac{V_{CC}\, V_P}{\pi R_L} + V_{CC}\, I_{CC(q)} \tag{6}$$

P_L = Power delivered to load (per channel)

P_{SUP} = Power drawn from power supply

V_{LRMS} = RMS voltage on the load

R_L = Load resistance

V_P = Peak voltage on the load

$I_{CC}avg$ = Average current drawn from the power supply

$I_{CC}(q)$ = Quiescent current (per channel)

V_{CC} = Power supply voltage (total supply voltage = 30 V if running on a ±15-V power supply)

η = Efficiency of a SE amplifier

For stereo operation, the efficiency does not change because both P_L and P_{SUP} are doubled, affecting the amount of power dissipated by the package in the form of heat.

A simple formula for calculating the power dissipated, P_{DISS}, is shown in Equation 7:

$$P_{DISS} = (1 - \eta)\, P_{SUP} \tag{7}$$

In stereo operation, P_{SUP} is twice the quantity that is present in mono operation.

The maximum ambient temperature, T_A, depends on the heat-sinking ability of the system. $R_{\theta JA}$ for a 20-pin DWP, whose thermal pad is properly soldered down, is shown in *Thermal Information*. Also see Figure 18.

$$T_A \text{ Max} = T_J \text{ Max} - \theta_{JA}\, P_{DISS} \tag{8}$$

10.2.1.3 Application Performance Plots

Figure 18. Power Dissipation versus Output Power

10.2.2 High Fidelity Smartphone Application

A new trend in portable applications are termed "Hifi Smartphones". In these systems, a standard portable audio codec continues to be used for telephony, while a separate, higher performance DAC and Headphone Amplifier is used for music playback.

Figure 19 shows a complete circuit schematic for such a system. The digital audio is fed into a high performance DAC. The PCM5242, a Burr-Brown product from TI, is a 32-bit, stereo DAC.

Figure 19. Typical Application Circuit

Product Folder Links: *TPA6120A2*

10.2.2.1 Design Requirements

- ±5V Operation from an over system power supply of 3.3V
- Stereo differential inputs (DAC is differential)
- Be transparent to the user. (DAC SNR and THD+N performance all the way to the headphone)

10.2.2.2 Detailed Design Procedure

For optimal performance, the TPA6120A2 is configured for use with differential inputs, stereo use, and a gain of 1V/V.

The TPA6120A2 requires a bipolar power supply to drive a ground centered output. The application employs a TPS65135 DC-DC converter that generates ±5V from a single 3.3V supply.

The PCM5242 DAC is configured for a 1VRMS output so that clipping is avoided should the 3.3V power supply sag. The PCM5242 offers a ground centered output, so that no DC blocking capacitors are required between it and the TPA6120A2.

Resistor values around the TPA6120A2 of 806Ω and a 39.2Ω were found to offer the optimal conditions of SNR and THD. Starting with 1KΩ resistors for input and feedback, and 10Ω output resistance, the feedback resistance was lowered to increase the amount of current in the feedback network. The output resistance was increased to ease the load on the headphone amplifier when low impedance headphones are connected. Both of these additions contribute to the excellent SNR and THD of the TPA6120A2 in such a low voltage application.

Note that the 0.1-uF X7R capacitors are placed at every supply pin of the TPA6120A2.

Using such a solution makes the TPA6120A2 transparent in the circuit, even into a low impedance 32Ohm load.

The remaining steps are the same as those described in *Resistor Values*.

### 10.2.2.3 Application Performance Plots

Figure 20. Power Dissipation versus Power Output - 50mW Scale

In this particular application, the TPA6120A2's performance is transparent and the performance of the system is dictated by the PCM5242 DAC.

11 Power Supply Recommendations

11.1 Independent Power Supplies

The TPA6120A2 consists of two independent high-fidelity amplifiers. Each amplifier has its own voltage supply, allowing the user to leave one of the amplifiers off, saving power, reducing the generated heat, and reducing crosstalk.

Although the power supplies are independent, there are some limitations. When both amplifiers are used, the same voltage must be applied to each amplifier. For example, if the left channel amplifier is connected to a ±12-V supply, the right channel amplifier must also be connected to a ±12-V supply. If the device is connected to a different supply voltage, it may not operate properly and consistently.

When the use of only one amplifier is preferred, it must be the left amplifier. The voltage supply to the left amplifier is also responsible for internal start-up and bias circuitry of the device. Regardless of whether one or both amplifiers are used, the V_{CC-} pins of both amplifiers must always be at the same potential.

To power down the right channel amplifier, disconnect the V_{CC+} pin from the power source.

The two independent power supplies can be tied together on the board to receive their power from the same source.

11.2 Power Supply Decoupling

As with any design, proper power supply decoupling is essential. Decoupling prevents noise from entering the device via the power traces and provides the extra power the device can sometimes require in a rapid fashion, preventing the device from being momentarily current-starved. Both of these functions serve to reduce distortion, leaving a clean, uninterrupted signal at the output.

Bulk decoupling capacitors should be used where the main power is brought to the board. Smaller capacitors should be placed as close as possible to the actual power pins of the device. Because the TPA6120A2 has four power pins, use four surface mount capacitors. Both types of capacitors should be low ESR.

Product Folder Links: *TPA6120A2*

12 Layout

12.1 Layout Guidelines

Proper board layout is crucial to getting the maximum performance out of the TPA6120A2.

A ground plane should be used on the board to provide a low inductive ground connection. Having a ground plane underneath traces adds capacitance, so care must be taken when laying out the ground plane on the underside of the board (assuming a 2-layer board). The ground plane is necessary on the bottom for thermal reasons.

Stray capacitance can still make its way onto the sensitive outputs and inputs. Place components as close as possible to the pins and reduce trace lengths. See Figure 21 and Figure 22. Place the feedback resistor and the series output resistor extremely close to the pins. The input resistor should also be placed close to the pin. If the amplifier is to be driven in a noninverting configuration, ground the input close to the device so the current has a short, straight path to the PowerPAD (gnd).

Figure 21. Layout That Can Cause Oscillation

Figure 22. Layout Designed To Reduce Capacitance On Critical Nodes

Product Folder Links: *TPA6120A2*

12.2 Layout Example

This is part of a 4-layer board, where ground, V+, V- are on the bottom and two middle traces, respectively. Key items to note in this layout:

1. R4 and R3 are the output resistors in the schematic. They are sized as 0603 surface mount resistors instead of 0402 for their thermal capacity, as they will be dissipating heat, depending on the output power.

2. Traces are kept as short as possible to avoid any capacitance or oscillation issues.

3. In systems that may be using the DWP package with through hole resistors, it's strongly suggested that the input and output pins and components do not have a ground plane directly beneath them, to avoid stray capacitance.

**Figure 23. PCB Layout Example**

Figure 24. Example PCB Layout, Top Layer and Silkscreen, Top View

Figure 25. Example PCB Layout, Middle-1 Layer and Silkscreen, Top View

Product Folder Links: *TPA6120A2*

Layout Example (continued)

**Figure 26. Example PCB Layout, Middle-2 Layer and Silkscreen, Top View**

Figure 27. Example PCB Layout, Bottom Layer and Silkscreen, Top View

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Headphone Amplifier Parametric Table

SoundPlus™ High Performance Audio Operational Amplifiers, SBOS058

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.65
10.16 TYP

A

PIN 1 ID AREA

18X 1.27

20

1

12.95
12.70
NOTE 3

2X
11.43

10

11

B

7.59
7.45

20X 0.51
0.35

⊕ 0.25 Ⓜ C AⓈ BⓈ

⌒ 0.1 C

SEATING PLANE

C

SEE DETAIL A

(0.25) TYP

2X
0.13 MAX
NOTE 5

2.79
1.91

EXPOSED
THERMAL PAD

3.81
2.81

0.25

GAGE PLANE

2.65
MAX

2X
0.86 MAX
NOTE 5

0° - 8°

1.27
0.40

DETAIL A
TYPICAL

4218913/A   12/2015

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm per side.
4. Features may not present.

TEXAS
INSTRUMENTS
www.ti.com

(6.5)
NOTE 8

(2.79)
SYMM

SOLDER MASK
DEFINED PAD

SEE DETAILS

20X (2)

1

20X (0.6)

18X (1.27)

SYMM

(∅ 0.2) TYP
VIA

(R0.05) TYP

10

METAL COVERED
BY SOLDER MASK

20

(0.55)
TYP

(12.83)
NOTE 8

(3.81)

(1.1)
TYP

11

(0.55) TYP

(1.1) TYP

(9.4)

LAND PATTERN EXAMPLE
SCALE:6X

SOLDER MASK
OPENING

METAL

0.07 MAX
AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

0.07 MIN
AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
NOT TO SCALE

4218913/A   12/2015

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
8. Size of metal pad may vary due to creepage requirement.

20X (2)

1

20X (0.6)

18X (1.27)

SYMM
℄

10

20

(2.79)
BASED ON 0.125 THICK STENCIL

(3.81)
BASED ON
0.125 THICK
STENCIL

11

METAL COVERED
BY SOLDER MASK

SYMM
℄

SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES

(9.4)

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:6X

| STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.12 X 4.26
0.125	2.79 X 3.81 (SHOWN)
0.15	2.55 X 3.48
0.175	2.36 X 3.22

4218913/A   12/2015

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

RGY (S−PVQFN−N14)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{3,65}{3,35}$ A

B

13   9

14   8

$\frac{3,65}{3,35}$

1   7

2   6

Pin 1 Index Area
Top and Bottom

F

$\frac{1,00}{0,80}$

0,20 Nominal
Lead Frame

Seating Plane

0,08 C

$\frac{0,05}{0,00}$
Seating Height

C

2,00

0,50

14X $\frac{0,50}{0,30}$

2   6

1   7

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPRATE SHEET

1,50

14   8

14X $\frac{0,30}{0,18}$

13   9

⊕ | 0,10 Ⓜ C A B
  | 0,05 Ⓜ C

Bottom View

4203539−2/I 06/2011

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
          B.   This drawing is subject to change without notice.
          C.   QFN (Quad Flatpack No−Lead) package configuration.
          D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
          E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
          F.   Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
                The Pin 1 identifiers are either a molded, marked, or metal feature.
          G.   Package complies to JEDEC MO−241 variation BA.

RGY (S−PVQFN−N14)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View

Exposed Thermal Pad Dimensions

4206353−2/P   03/14

NOTE: All linear dimensions are in millimeters

RGY (S–PVQFN–N14)   PLASTIC QUAD FLATPACK NO–LEAD

Example Board Layout

4,30

4,30

2,60

1,50

2,05

2,05

Note D

8x0,50

0.28

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4,25

4,25

2,65

1,50

0,82 SQ

0,50

0,80 x 14 PL.

8x0,50

0,23 x 14 PL.

64% solder coverage by printed
area on center thermal pad

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

0,08

R0,14

0,85

0,07

0,28

Example
Pad Geometry
(Note C)

All Around

Example Via Layout Design
may vary depending on constraints
(Note D, F)

1,00

1,00

6xØ0,3

4208122-2/P 03/14

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC–7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack
            QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout.
            These documents are available at www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6120A2DWP	ACTIVE	SO PowerPAD	DWP	20	25	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	6120A2	Samples
TPA6120A2DWPG4	ACTIVE	SO PowerPAD	DWP	20	25	TBD	Call TI	Call TI	-40 to 85		Samples
TPA6120A2DWPR	ACTIVE	SO PowerPAD	DWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	6120A2	Samples
TPA6120A2RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6120A2	Samples
TPA6120A2RGYT	ACTIVE	VQFN	RGY	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	6120A2	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity — A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6120A2DWPR	SO PowerPAD	DWP	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TPA6120A2RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TPA6120A2RGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6120A2DWPR	SO PowerPAD	DWP	20	2000	350.0	350.0	43.0
TPA6120A2RGYR	VQFN	RGY	14	3000	346.0	346.0	33.0
TPA6120A2RGYT	VQFN	RGY	14	250	210.0	185.0	35.0

![Texas Instruments]

PACKAGE MATERIALS INFORMATION

TUBE

T - Tube height

L - Tube length

W - Tube width

B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPA6120A2DWP	DWP	HSOIC	20	25	506.98	12.7	4826	6.6

IMPORTANT NOTICE AND DISCLAIMER