



# TLV4011-Q1 Low-Power Comparator with Precision Reference

# 1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: -40°C to 125°C ambient operating temperature range
  - Device HBM ESD classification level H1C
- Device CDM ESD classification level C6
- Adjustable thresholds down to 1.226 V
- Precision ±1.5% threshold voltage accuracy
- Supply current: 3 µA
- Open-drain output
- Temperature range: -40°C to 125°C
- 5-Pin SC-70 package

# 2 Applications

- Emergency Call (eCall)
- Telematics control unit
- On-Board (OBC) & wireless charger
- DC/DC converter
- Battery Management System (BMS)

# **3 Description**

The TLV4011-Q1 is a low-power, high-accuracy comparator with a precision, integrated reference. Two external resistors can be connected to the input to create an adjustable voltage threshold down to 1.226 V.

The factory-trimmed switching threshold and precision hysteresis combine to make the TLV4011-Q1 appropriate for voltage and current monitoring in harsh, noisy environments where slow moving input signals must be converted into clean digital outputs. Similarly, brief glitches on the input are rejected thereby ensuring stable output operation without false triggering.


During power on, RESET is asserted (LOW) when the supply voltage  $V_{DD}$  becomes higher than 0.8 V. Thereafter, the TLV4011-Q1 monitors the input and keeps RESET active (LOW) while the input remains below the threshold voltage  $V_{IT}$ . As soon as the input rises above the threshold voltage  $V_{IT}$ , RESET is deasserted (HIGH). The product spectrum is designed for 1.8-V, 3.3-V, 5-V, and adjustable supply voltages.

The TLV4011-Q1 is available in a 5-pin SC-70 package and are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLV4011-Q1	SC-70 (5)	2.00 mm × 1.25 mm		

 For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic** 



# **Table of Contents**

1 Features
2 Applications
4 Revision History2
5 Pin Configuration and Functions
Pin Functions3
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions4
6.4 Thermal Information4
6.5 Electrical Characteristics5
6.6 Timing Requirements5
6.7 Switching Characteristics5
6.8 Dissipation Ratings5
6.9 Timing Diagrams6
6.10 Typical Characteristics7
7 Detailed Description
7.1 Overview8


7.2 Functional Block Diagram	<mark>8</mark>
7.3 Feature Description.	8
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Examples	
11 Device and Documentation Support	
11.1 Receiving Notification of Documentation Updates	
11.2 Support Resources	
11.3 Trademarks	
11.4 Electrostatic Discharge Caution	
11.5 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	15


# **4 Revision History**

DATE	REVISION	NOTES
September 2020	*	Initial release



# **5** Pin Configuration and Functions





## **Pin Functions**

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
GND	2	I	Ground		
RESET	3	0	Active-low reset output (open-drain)		
SENSE	5	I	Input		
NC	1	_	No internal connection		
V <sub>DD</sub>	4	I	Input supply voltage		



# 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage <sup>(2)</sup>		-0.3	7	V
	Voltage applied to all other p	ins <sup>(2)</sup>	-0.3	7	V
I <sub>OL</sub>	Maximum low-level output cu	urrent		5	mA
I <sub>OH</sub>	Maximum high-level output o	current		-5	mA
I <sub>IK</sub>	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{DD}$		±10	mA
I <sub>ОК</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{DD}$		±10	mA
PD	Continuous total power dissi	pation	See	Section 6.8	
T <sub>A</sub>	Operating free-air temperatu	re	-40	125	°C
T <sub>solder</sub>	Soldering temperature			260	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device should not be continuously operated at 7 V for more than t = 1000 h.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
	(ESD) d	lischarge	Charged-device model (CDM), per AEC Q100-011	±1000	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	1.3	6	V
VI	Input voltage	0	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### 6.4 Thermal Information

		TLV4011-Q1	
	THERMAL METRIC <sup>(1)</sup>	DCK (SC-70)	UNIT
		5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	246.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	78.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	77.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



## **6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAME	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	-		V <sub>DD</sub> = 1.5 V, I <sub>OL</sub> = 1 mA				
V <sub>OL</sub>			V <sub>DD</sub> = 3.3 V, I <sub>OL</sub> = 2 mA			0.3	V
			V <sub>DD</sub> = 6 V, I <sub>OL</sub> = 3 mA				
V <sub>POR</sub>	Power-up reset voltage(	1)	VOL(max) = 0.2 V, IOL = 50 μA, T <sub>A</sub> = 25°C	0.8			V
V <sub>IT</sub>	Negative-going input threshold voltage <sup>(2)</sup>	SENSE		1.2	1.226	1.244	V
V <sub>hys</sub>	Hysteresis		T <sub>A</sub> = 25°C		15		mV
կ	Input current	SENSE		-25		25	nA
I <sub>OH</sub>	High-level output current at RESET	RESET	SENSE = $V_{IT}$ + 0.2 V, $V_{OH}$ = $V_{DD}$			300	nA
	Supply ourrent		V <sub>DD</sub> = 3.3 V, Output unconnected		2	4	
IDD	Supply current		V <sub>DD</sub> = 6 V, Output unconnected		2	4	μA
CI	Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$		1		pF

(1) The lowest supply voltage at which  $\overline{\text{RESET}}(V_{OL}(\text{max}) = 0.2 \text{ V}, I_{OL} = 50 \text{ }\mu\text{A})$  becomes active.  $t_r(V_{DD}) \ge 15 \text{ }\mu\text{s}/\text{V}.$ 

(2) To ensure the best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1-µF) near the supply terminals.

## 6.6 Timing Requirements

 $R_L$  = 1 M $\Omega$ ,  $C_L$  = 50 pF,  $T_A$  = -40°C to 125°C (unless otherwise noted)

				MIN	MAX	UNIT
tw	Pulse duration	SENSE	$V_{IH}$ = 1.05 × $V_{IT}$ , $V_{IL}$ = 0.95 × $V_{IT}$	5.5		μs

## 6.7 Switching Characteristics

 $R_L$  = 1 M $\Omega$ ,  $C_L$  = 50 pF,  $T_A$  = -40°C to 125°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	SENSE to RESET delay	$V_{IH}$ = 1.05 × $V_{IT}$ , $V_{IL}$ = 0.95 × $V_{IT}$		5	100	μs
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	SENSE to RESET delay	$V_{IH}$ = 1.05 × $V_{IT}$ , $V_{IL}$ = 0.95 × $V_{IT}$		5	100	μs

## 6.8 Dissipation Ratings

PACKAGE	POWER RATING	DERATING FACTOR	POWER RATING	POWER RATING	
	T <sub>A</sub> < 25°C	ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C	
DCK	321 mW	2.6 mW/°C	206 mW	167 mW	



# 6.9 Timing Diagrams





Figure 6-1. Timing Requirements



# 6.10 Typical Characteristics






# 7 Detailed Description

# 7.1 Overview

The TLV4011-Q1 is a low-current comparator used to monitor system voltages above 1.226 V. The comparators assert an active low RESET signal when the SENSE voltages drop below VIT. The RESET output remains low until the SENSE voltage returns above VIT plus the integrated hysteresis level. The TLV4011-Q1 is also designed to be immune to short negative transients on the SENSE pin.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 SENSE Monitoring

The SENSE input is where a system voltage can be monitored. If the voltage on this pin drops below  $V_{IT}$ , RESET is asserted low. The comparator has a built-in hysteresis to ensure smooth RESET assertions and deassertions. By connecting a resistor divider network to the SENSE input as shown in the circuit below, VIN is divided down so RESET will assert when the divided down value of VIN reaches VIT (1.226 V). The TLV4011-Q1 is capable of monitoring any input voltage down to 1.226 V.





Figure 7-1. Voltage Monitor

## 7.3.2 Transient Immunity

The TLV4011-Q1 is immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive as shown in Figure 7-2 and Figure 7-3. These graphs show the duration that the transient is below  $V_{IT}$  compared to the magnitude of the voltage drop below  $V_{IT}$ , called the threshold overdrive voltage.



Any combination of transient duration and overdrive voltage which lies above the curves will result in **RESET** being asserted low. Any transient which lies below the curves will be ignored by the device.








Figure 7-3. Minimum Pulse Duration at Sense vs Sense Threshold Overdrive Voltage

### 7.4 Device Functional Modes

The SENSE input is used to monitor one supply. When that supply is above the  $V_{IT}$  threshold, RESET will be high. Otherwise, RESET will be low.

Table 7-1. Function and Truth Table								
TLV4011-Q1								
SENSE > V <sub>IT</sub> RESET								
0 (False)	L							
1 (True)	Н							



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TLV4011-Q1 comparator is designed to assert an active-low  $\overrightarrow{RESET}$  signal when the SENSE input drops below the voltage threshold V<sub>IT</sub>. The  $\overrightarrow{RESET}$  signal remains low until the voltages return above their respective threshold plus the hysteresis. If additional hysteresis is required, positive feedback can be implemented similar to how it is done on a discrete comparator. See Application Note for details on how to implement external hysteresis in a non-inverting configuration.

## 8.2 Typical Application

### 8.2.1 Undervoltage Detection

Undervoltage detection is frequently required in battery-powered, portable electronics to alert the system that a battery voltage has dropped below the usable voltage level. Figure 8-1 shows a simple undervoltage detection circuit using the TLV4011-Q1 which is a non-inverting comparator with an integrated 1.226 V reference and an open-drain output stage. A non-inverting is well suited for this application since the micro-controller requires an active low signal when an undervoltage level occurs.




Figure 8-1. Undervoltage Detection

### 8.2.1.1 Design Requirements

For this design, follow these design requirements:

- + TLV4011-Q1 operates from the  $V_{\text{BAT}}$  directly
- Output is level-shifted to the 3.3 V power supply that powers the microcontroller.
- Undervoltage alert is active low.
- Logic low output when V<sub>BAT</sub> decreases below 2.0V.

### 8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 8-1. Note that VDD of the comparator is connected directly to  $V_{BAT}$  (the battery being monitored) and the output of the comparator is level shifted with its open-drain ouput to 3.3 V which powers the micro-controller. Resistors  $R_1$  and  $R_2$  divide down  $V_{BAT}$  so that the resistor divided output equals 1.226 V when  $V_{BAT}$  reaches an undervoltage alert level of 2.0 V.

When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses the ( $V_{IT}$  = 1.226 V) threshold of the TLV4011-Q1. This causes the comparator output to transition from a logic high to a logic low. An open-drainj comparator is selected so the comparator output is compatible with the input logic level of the microcontroller. In



addition, selecting a comparator with an integrated reference value of 1.226 V is favorable because it is the closest internal reference option that is less than the critical undervoltage level of 2.0 V. Choosing the internal reference option that is closest to the critical undervoltage level minimizes the resistor divider ratio which optimizes the accuracy of the circuit. Error at the falling edge threshold of (V<sub>IT</sub>) is amplified by the inverse of the resistor divider ratio. So minimizing the resistor divider ratio is a way of optimizing voltage monitoring accuracy.

Equation 1 is derived from the analysis of Figure 8-1.

$$V_{\rm IT} = \frac{R_2}{R_1 + R_2} \times V_{\rm BAT} \tag{1}$$

where

- R<sub>1</sub> and R<sub>2</sub> are the resistor values for the resistor divider connected to SENSE
- V<sub>BAT</sub> is the voltage source that is being monitored for an undervoltage condition.
- V<sub>IT</sub> is the falling edge threshold where the comparator output changes state from high to low

Rearranging Equation 1 and solving for  $R_1$  yields Equation 2.

$$R_1 = \frac{(V_{BAT} - V_{IT})}{V_{IT}} \times R_2$$
<sup>(2)</sup>

For the specific undervoltage detection of 2.0 V using the TLV4011-Q1, the following results are calculated.

$$R_1 = \frac{(2.0 - 1.226)}{1.226} \times 1M = 631 \text{ k}\Omega \tag{3}$$

where

- R<sub>2</sub> is set to 1 MΩ
- V<sub>BAT</sub> is set to 2.0 V
- V<sub>IT</sub> is set to1.226 V

Choose  $R_{TOTAL}$  ( $R_1 + R_2$ ) such that the current through the divider is at approximately 100 times higher than the input bias current ( $I_{BIAS}$ ). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.

### 8.2.1.3 Application Curve




Figure 8-2. Undervoltage Detection



(5)

### 8.2.2 Additional Application Information

#### 8.2.2.1 Pull-up Resistor Selection

Since the TLV4011-Q1 has an open drain output, care should be taken in selecting the pull-up resistor ( $R_{PU}$ ) value to ensure proper output voltage levels. First, consider the required output high logic level requirement of the logic device that is being driven by the comparator when calculating the maximum  $R_{PU}$  value. When in a logic high output state, the output impedance of the comparator is very high but there is a finite amount of leakage current that needs to be accounted for. Use  $I_{OH}$  from the EC Table and the  $V_{IH}$  minimum from the logic device being driven to determine  $R_{PU}$  maximum using Equation 4.

 $R_{PU}(max) = \frac{\left(V_{PU} - V_{IH(min)}\right)}{I_{OH}}$ (4)

Next, determine the minimum value for  $R_{PU}$  by using the  $V_{IL}$  maximum from the logic device being driven. In order for the comparator output to be recognized as a logic low,  $V_{IL}$  maximum is used to determine the upper boundary of the comparator's  $V_{OL}$ .  $V_{OL}$  maximum for the comparator is available in the EC Table for specific sink current levels and can also be found from the  $V_{OUT}$  versus  $I_{SINK}$  curve in the Typical Application curves. A good design practice is to choose a value for  $V_{OL}$  maximum that is 1/2 the value of  $V_{IL}$  maximum for the input logic device. The corresponding sink current and  $V_{OL}$  maximum value will be needed to calculate the minimum  $R_{PU}$ . This method will ensure enough noise margin for the logic low level. With  $V_{OL}$  maximum determined and the corresponding  $I_{SINK}$  obtained, the minimum  $R_{PU}$  value is calculated with Equation 5.

$$R_{PU}(min) = \frac{\left(V_{PU} - V_{OL(max)}\right)}{I_{SINK}}$$

Since the range of possible  $R_{PU}$  values is large, a value between 5 k $\Omega$  and 100 k $\Omega$  is generally recommended. A smaller  $R_{PU}$  value provides faster output transition time and better noise immunity, while a larger  $R_{PU}$  value consumes less power when in a logic low output state.

#### 8.2.2.2 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a 100 nF low equivalent series resistance (ESR) capacitor from (VDD) to (GND).

#### 8.2.2.3 Sense Capacitor

Although not required in most cases, for extremely noisy applications, place a 1 nF to 100 nF bypass capacitor from the comparator input (SENSE) to the (GND) for good analog design practice. This capacitor placement reduces device sensitivity to transients.

## 9 Power Supply Recommendations

The TLV4011-Q1 comparator is designed to operate from an input supply from 1.3 V to 6 V. It is recommended to place a  $0.1-\mu$ F capacitor from the VDD pin to GND.



# 10 Layout

## **10.1 Layout Guidelines**

TI recommends to place the  $0.1-\mu$ F decoupling capacitor close to the VDD pin. The VDD trace should be able to carry 6  $\mu$ A without a significant drop in voltage. Avoid a long trace from the SENSE pin to the resistor divider.

## **10.2 Layout Examples**




Figure 10-1. Layout Example



# **11 Device and Documentation Support**

## **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4011QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	119	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV4011-Q1 :



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: TLV4011

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4011QDCKRQ1	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV4011QDCKRQ1	SC70	DCK	5	3000	183.0	183.0	20.0


# **DCK0005A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DCK0005A

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated