

[Sample &](http://www.ti.com/product/TLC5955?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) SBVS237 –MARCH 2014

TLC5955 48-Channel, 16-Bit, PWM LED Driver with DC, BC, LED Open-Short Detection, and Internal Current Setting

Technical [Documents](http://www.ti.com/product/TLC5955?dcmp=dsproject&hqs=td&#doctype2)

-
- -
	-
- -
- - 3 Bits (8 Steps) with a 3-mA to 30-mA Range
	-
- - 7 Bits (128 Steps) with a 26.2% to 100% interface port. Range
- **Device Information** Global Brightness Control (BC):
	- 7 Bits (128 Steps) with a 10% to 100% Range
	- 3 BC Sets for Each Color Group
- LED Power-Supply Voltage: Up to 10 V
- VCC: 3.0 V to 5.5 V
- Constant-Current Accuracy:
	- $-$ Channel-to-Channel: $\pm 2\%$ (typ), $\pm 5\%$ (max)
	- Device-to-Device: ±2% (typ), ±4% (max)
-
- Grayscale Control Clock: 33 MHz
- Auto Display Repeat
- Display Timing Reset
- Auto Data Refresh (GS and DC Only)
- LED Open Detection (LOD)
- LED Short Detection (LSD)
- UVLO Sets Default Data
- Delay Switching to Prevent Inrush Current
- Operating Temperature: –40°C to +85°C

2 Applications

- LED Video Displays
- Variable Message Signs (VMS)
- **Illumination**

1 Features 3 Description

Tools & **[Software](http://www.ti.com/product/TLC5955?dcmp=dsproject&hqs=sw&#desKit)**

48 Constant-Current Sink Output Channels The TLC5955 is a 48-channel, constant-current sink driver. Each channel has an individually-adjustable, Fink Current Capability with Maximum MC, DC,
and BC Data: pulse width modulation (PWM), grayscale (GS)
prightness control with 65.536 steps and 128 steps of and BC Data:

brightness control with 65,536 steps and 128 steps of

constant-current dot correction (DC). DC adjusts constant-current dot correction (DC). DC adjusts $-$ 31.9 mA (V_{CC} > 3.6 V, MC = 7) brightness deviation between channels. All channels have a 128-step global brightness control (BC). BC • Grayscale (GS) Control: adjusts brightness deviation between the R, G, ^B 16-Bit (65,536 Steps) with Enhanced Spectrum color group. The eight-step maximum current control
The eight-step maximum current range for (MC) selects the maximum output current range for (MC) selects the maximum output current range for Maximum Current (MC) Control: all channels of each color group. GS, DC, BC, and MC data are accessible with a serial interface port.

Support & **[Community](http://www.ti.com/product/TLC5955?dcmp=dsproject&hqs=support&#community)**

으리

- 3 MC Sets for Each Color Group The TLC5955 has two error flags: LED open detection (LOD) and LED short detection (LSD). The • Dot Correction (DC) Control: error detection results can be read with a serial

Table of Contents

4 Revision History

5 Terminal Configurations and Functions

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) www.ti.com SBVS237 – MARCH 2014

Terminal Functions

6 Specifications

6.1 Absolute Maximum Ratings(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to device ground terminal.

6.2 Handling Ratings

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 4000-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 2000-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

(1) $X = R$, G, or B.

(2) When auto data refresh is enabled, the first SCLK rising edge after the LAT signal input must be input after the first GSCLK is input.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

6.5 Electrical Characteristics

(1) $X = R$, G, or B. For example, MCX = MCR, MCG, and MCG.

(2) $n = 0$ to 15.
(3) The deviation

The deviation of each output from the OUTX0 to OUTX15 constant-current average of the same color group. Deviation is calculated by the formula: $\ddot{}$

$$
\Delta (\%) = \left[\frac{I_{\text{OLCXA}}}{\left(\frac{(I_{\text{OLCX0}} + I_{\text{OLCX1}} + ... + I_{\text{OLCX14}} + I_{\text{OLCX15}})}{16} \right)} - 1 \right] \times 100
$$

where $X = R$, G, or B; n = 0 to 15. (4) Deviation of the OUTX0 to OUTX15 constant-current average from the ideal constant-current value. Deviation is calculated by the formula:

$$
\Delta (\%) = \left[\frac{\left(\frac{(I_{\text{OLC}X0} + I_{\text{OLC}X1} + \dots + I_{\text{OLC}X14} + I_{\text{OLC}X15})}{16} \right)}{16} \right] \times 100
$$
\nwhere X = R, G, or B; n = 0 to 15.
\nDeviation of the OUTX0 to OUTX15 constant-current average from the idea
\nDeviation is calculated by the formula:
\n
$$
\Delta (\%) = \left[\frac{\left(\frac{(I_{\text{OLC}X0} + I_{\text{OLC}X14} + \dots + I_{\text{OLC}X14} + I_{\text{OLC}X15})}{16} \right) - (\text{Ideal Output Current})}{\text{Ideal Output Current}} \right] \times 100
$$

where $X = R$, G, or B; n = 0 to 15.

Ideal current is the target current when MC is 4.

(5) Line regulation is calculated by the formula:
\n
$$
\Delta (\% / V) = \left(\frac{(I_{\text{OLC}Xn} \text{ at } V_{\text{CC}} = 5.5 \text{ V}) - (I_{\text{OLC}Xn} \text{ at } V_{\text{CC}} = 3.0 \text{ V})}{(I_{\text{OLC}Xn} \text{ at } V_{\text{CC}} = 3.0 \text{ V})} \right) \times \frac{100}{5.5 \text{ V} - 3.0 \text{ V}}
$$
\nwhere X = R, G, or B; n = 0 to 15.

Electrical Characteristics (continued)

(6) Load regulation is calculated by the equation:

where $X = R$, G, or B; n = 0 to 15.

6.6 Switching Characteristics

At T_A = –40°C to +85°C, V_{CC} = 3 V to 5.5 V, C_L = 15 pF, R_L = 120 Ω, MCX = 7, and V_{LED} = 4.5 V, unless otherwise noted. Typical values at T_A = +25°C and V_{CC} = 3.3 V.

(1) $X = R$, G, or B; n = 0 to 15.
(2) Output on-time error $(t_{ON})_{EN}$ (2) Output on-time error (t_{ON_ERR}) is calculated by the formula: $t_{\text{ON_ERR}} = t_{\text{OUT_ON}} - t_{\text{GSCLK}}$. t_{OUTON} is the actual on-time of the constantcurrent driver. ${\rm t_{GSCLK}}$ is the GSCLK period.

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) SBVS237 –MARCH 2014 **www.ti.com**

6.7 Typical Characteristics

At T_A = +25°C and V_{CC} = 5.0 V, unless otherwise noted.

Typical Characteristics (continued)

At T_A = +25°C and V_{CC} = 5.0 V, unless otherwise noted.

7 Parameter Measurement Information

7.1 Terminal-Equivalent Input and Output Schematic Diagrams

 $OUTXn^{(1)}$ GND

(1) $X = R$, G, or B; n = 0 to 15.

7.2 Test Circuits

(1) $X = R$, G, or B; n = 0 to 15.

for OUTXn

(2) C_L includes measurement probe and jig capacitance. (1) C_L includes measurement probe and jig capacitance.

Figure Figure 16. Rise Time and Fall Time Test Circuit 15. Rise Time and Fall Time Test Circuit

(1) $X = R$, G, or B; n = 0 to 15.

Figure 17. Constant-Current Test Circuit for OUTX*n*

7.3 Timing Diagrams

Figure 18. Input Timing

- (1) Input pulse rise and fall time is 1 ns to 3 ns.
- (2) $X = R$, G, or B; n = 0 to 15.

--- GND

 $- - V_{CC}$

Timing Diagrams (continued)

Figure 20. Data Input, Output, and Constant Output Timing

8 Detailed Description

8.1 Overview

The TLC5955 is 48-channel, 30-mA, constant-current LED driver that can control LED on-time with pulse width modulation (PWM) in 65,536 steps for grayscale (GS) control. A maximum of 281 trillion colors can be generated with red, green, and blue LEDs connected to the constant-current outputs.

The device has a 128-step, 7-bit, output current control function called *dot correction* (DC) that can control each constant-current output. Inherently, LED lamps have different intensities resulting from manufacturing differences. The DC function can reduce the inherent differences in intensity and improve LED lamp brightness uniformity.

The device also has a 128-step, 7-bit, output current control function called *global brightness control* (BC) that can control each color group output. The BC function can adjust the red, green, and blue LED intensity for true white with constant-current control. The device contributes higher image quality to LED displays with fine white balance tuning by using these GS, DC, and BC functions.

The display controller can locate LED lamp failures via the device because the controller can detect LED lamp failures with the LED open detection (LOD) and LED short detection (LSD) functions and the reliability of the display can be improved by the LOD, LSD function.

The device maximum constant-current output value can be set by internal register data instead of the general method of using an external resistor setting. Thus, any failure modes that occur from the external resistor can be eliminated and one resistor can be eliminated.

The device constant-current output can drive approximately 19 mA at a 0.25-V output voltage and a +25°C ambient temperature. This voltage is called *knee* voltage. This 0.25-V, low-knee voltage can contribute to the design of a lower-power display system. The total number of LED drivers on one LED display panel can be reduced because 48 LED lamps can be driven by one LED driver. Therefore, designing fine-pitch LED displays is simplified.

EXAS STRUMENTS

8.2 Functional Block Diagram

8.3 Feature Description

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) www.ti.com SBVS237 –MARCH 2014

8.3.1 Output Current Calculation

The output current value controlled by MC, DC, and BC can be calculated by [Equation](#page-16-1) 1.

$$
I_{\text{OUT }n} \text{ (mA)} = I_{\text{OLCMax}} \text{ (mA)} \times \left(0.262 + 0.738 \times \frac{\text{DCXn}}{127}\right) \times \left(0.10 + 0.90 \times \frac{\text{BCX}}{127}\right)
$$

where:

- \bullet I_{OLCMax} = the maximum constant-current value for all OUTX*n* for each color group programmed by MC data,
- DCX*n* = the dot correction value for each channel (0h to 7Fh),
- BCX = the global brightness control value (0h to 7Fh),
- $X = R$, G, or B for the red, green, or blue color group, and
- $n = 0$ to 15. (1)

Each output sinks the I_{OLCMax} current when they turn on and the dot correction (DC) data and the global brightness control (BC) data are set to the maximum value of 7Fh (127d). Each output sink current can be reduced by lowering the DC and BC values.

When I_{OUT} is set lower than 1 mA by both MC and BC or BC only, the output may be unstable. Output currents lower than 1 mA can be achieved by setting I_{OUT} to 1 mA with MC and BC or BC only and then using DC to lower the output current.

8.3.2 Register and Data Latch Configuration

The TLC5955 has one common shift register and three data latches: the grayscale (GS) data latch, the control data latch, and the dot correction (DC) data latch. The common shift register is 769 bits long, the GS data latch is 768 bits long, the control data latch is 371 bits long, and the DC data latch is 336 bits long.

If the common shift register MSB is 0, the least significant 768 bits from the common shift register are latched into the GS data latch. If the MSB is 1, and bits 767 to 760 are 96h (10010110b), the data are latched into the control data latch. Refer to [Figure](#page-17-0) 21 for the common shift register, GS data latch, control data latch, and DC data latch configurations.

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) SBVS237 –MARCH 2014 **www.ti.com**

Feature Description (continued)

Figure 21. Common Shift Register and Data Latches Configuration

8.3.2.1 769-Bit Common Shift Register

The 769-bit common shift register is used to shift data from the SIN terminal into the TLC5955. The data shifted into the register are used for GS, DC, maximum output current, global BC functions, and function control data write operations. The common shift register LSB is connected to SIN and the MSB is connected to SOUT. On each SCLK rising edge, the data on SIN are shifted into the LSB and all 769 bits are shifted towards the MSB. The register MSB is always connected to SOUT. When the device is powered up, the data in the 769-bit common shift register are random.

Feature Description (continued)

8.3.2.2 Grayscale (GS) Data Latch

The GS data latch is 768 bits long, and sets the PWM timing for each constant-current output. The on-time of all constant-current outputs is controlled by the data in this data latch. The 768-bit GS data in the common shift register are copied to the data latch at a LAT rising edge when the common shift resister MSB is 0.

When the device is powered up, the data are random and all constant-current outputs are forced off. However, no outputs turn on until GS data are written to the GS data latch even if a GSCLK is input. The data bit assignment is shown in [Table](#page-18-0) 1. Refer to [Figure](#page-19-0) 22 for a GS data write timing diagram.

GS DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL	GS DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL
$15-0$	GSR0[15:0]		Bits[15:0] for OUTR0	399-384	GSR8[15:0]		Bits[15:0] for OUTR8
$31 - 16$	GSG0[15:0]		Bits[15:0] for OUTG0	415-400	GSG8[15:0]		Bits[15:0] for OUTG8
47-32	GSB0[15:0]		Bits[15:0] for OUTB0	431-416	GSB8[15:0]		Bits[15:0] for OUTB8
63-48	GSR1[15:0]		Bits[15:0] for OUTR1	447-432	GSR9[15:0]		Bits[15:0] for OUTR9
79-64	GSG1[15:0]		Bits[15:0] for OUTG1	463-448	GSG9[15:0]		Bits[15:0] for OUTG9
95-80	GSB1[15:0]		Bits[15:0] for OUTB1	479-464	GSB9[15:0]		Bits[15:0] for OUTB9
111-96	GSR2[15:0]		Bits[15:0] for OUTR2	495-480	GSR10[15:0]		Bits[15:0] for OUTR10
127-112	GSG2[15:0]		Bits[15:0] for OUTG2	511-496	GSG10[15:0]		Bits[15:0] for OUTG10
143-128	GSB2[15:0]		Bits[15:0] for OUTB2	527-512	GSB10[15:0]		Bits[15:0] for OUTB10
159-144	GSR3[15:0]		Bits[15:0] for OUTR3	543-528	GSR11[15:0]		Bits[15:0] for OUTR11
175-160	GSG3[15:0]		Bits[15:0] for OUTG3	559-544	GSG11[15:0]		Bits[15:0] for OUTG11
191-176	GSB3[15:0]	N/A (no default value)	Bits[15:0] for OUTB3	575-560	GSB11[15:0]	N/A (no default	Bits[15:0] for OUTB11
207-192	GSR4[15:0]		Bits[15:0] for OUTR4	591-576	GSR12[15:0]	value)	Bits[15:0] for OUTR12
223-208	GSG4[15:0]		Bits[15:0] for OUTG4	607-592	GSG12[15:0]		Bits[15:0] for OUTG12
239-224	GSB4[15:0]		Bits[15:0] for OUTB4	623-608	GSB12[15:0]		Bits[15:0] for OUTB12
255-240	GSR5[15:0]		Bits[15:0] for OUTR5	639-624	GSR13[15:0]		Bits[15:0] for OUTR13
271-256	GSG5[15:0]		Bits[15:0] for OUTG5	655-640	GSG13[15:0]		Bits[15:0] for OUTG13
287-272	GSB5[15:0]		Bits[15:0] for OUTB5	671-656	GSB13[15:0]		Bits[15:0] for OUTB13
303-288	GSR6[15:0]		Bits[15:0] for OUTR6	687-672	GSR14[15:0]		Bits[15:0] for OUTR14
319-304	GSG6[15:0]		Bits[15:0] for OUTG6	703-688	GSG14[15:0]		Bits[15:0] for OUTG14
335-320	GSB6[15:0]		Bits[15:0] for OUTB6	719-704	GSB14[15:0]		Bits[15:0] for OUTB14
351-336	GSR7[15:0]		Bits[15:0] for OUTR7	735-720	GSR15[15:0]		Bits[15:0] for OUTR15
367-352	GSG7[15:0]		Bits[15:0] for OUTG7	751-736	GSG15[15:0]		Bits[15:0] for OUTG15
383-368	GSB7[15:0]		Bits[15:0] for OUTB7	767-752	GSB15[15:0]		Bits[15:0] for OUTB15

Table 1. Grayscale Data Latch Bit Description

Figure 22. Grayscale Data Write Timing Diagram (RFRESH = 0)

8.3.2.3 Control Data Latch

The control data latch is 371 bits long. The data latch contains dot correction (DC) data, maximum current (MC) data, global brightness control (BC) data, and function control (FC) data. The DC for each constant-current output are controlled by the data in the DC data latch. The control data in the data latch are updated with the lower 371 bits of the common shift register at the LAT rising edge when the common shift register MSB is 1. The 336 bits of DC data are copied from the control data latch when the 65,536th GSCLK is input with RFRESH set to 1 in the control data latch after the GS data are written or the LAT rising edge for GS data writes is input when the RFRESH bit is 0.

When the device is powered up, the data in the control data latch (except the MC bits) are random. Therefore, DC, BC, and FC data must be written to the control data latch before turning on the constant-current outputs. Furthermore, MC data should be set appropriately for the application. Refer to [Figure](#page-20-0) 23 for a control data write timing diagram.

EXAS

NSTRUMENTS

Figure 23. Control Data Write Timing Diagram for DC, MC, BC, and FC

8.3.2.4 Dot Correction (DC) Data Latch

DC data are 336 bits long; the data for each constant-current output are controlled by seven bits. Each constantcurrent output DC is controlled by the DC data latch. Each DC value individually adjusts the output current for each constant-current output. As explained in the *Dot [Correction](#page-27-1) (DC) Function* section, the DC values are used to adjust the output current from 26.2% to 100% of the current value set by MC and BC data. When the device is powered on, the data in the DC data latch are random.

The DC data bit assignment is shown in [Table](#page-21-0) 2. See [Table](#page-27-2) 9 for a summary of the DC data value versus set current value.

CONTROL DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL	CONTROL DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL
$6-0$	DCR0[6:0]		DC bits[6:0] for OUTR0	174-168	DCR8[6:0]		DC bits[6:0] for OUTR8
$13 - 7$	DCG0[6:0]		DC bits[6:0] for OUTG0	181-175	DCG8[6:0]		DC bits[6:0] for OUTG8
$20 - 14$	DCB0[6:0]		DC bits[6:0] for OUTB0	188-182	DCB8[6:0]		DC bits[6:0] for OUTB8
$27 - 21$	DCR1[6:0]		DC bits[6:0] for OUTR1	195-189	DCR9[6:0]		DC bits[6:0] for OUTR9
34-28	DCG1[6:0]		DC bits[6:0] for OUTG1	202-196	DCG9[6:0]		DC bits[6:0] for OUTG9
41-35	DCB1[6:0]		DC bits[6:0] for OUTB1	209-203	DCB9[6:0]		DC bits[6:0] for OUTB9
48-42	DCR2[6:0]		DC bits[6:0] for OUTR2	216-210	DCR10[6:0]		DC bits[6:0] for OUTR10
55-49	DCG2[6:0]		DC bits[6:0] for OUTG2	223-217	DCG10[6:0]		DC bits[6:0] for OUTG10
62-56	DCB2[6:0]		DC bits[6:0] for OUTB2	230-224	DCB10[6:0]		DC bits[6:0] for OUTB10
69-63	DCR3[6:0]		DC bits[6:0] for OUTR3	237-231	DCR11[6:0]		DC bits[6:0] for OUTR11
76-70	DCG3[6:0]		DC bits[6:0] for OUTG3	244-238	DCG11[6:0]	N/A (no default	DC bits[6:0] for OUTG11
83-77	DCB3[6:0]	N/A	DC bits[6:0] for OUTB3	251-245	DCB11[6:0]		DC bits[6:0] for OUTB11
90-84	DCR4[6:0]	(no default value)	DC bits[6:0] for OUTR4	258-252	DCR12[6:0]	value)	DC bits[6:0] for OUTR12
97-91	DCG4[6:0]		DC bits[6:0] for OUTG4	265-259	DCG12[6:0]		DC bits[6:0] for OUTG12
104-98	DCB4[6:0]		DC bits[6:0] for OUTB4	272-266	DCB12[6:0]		DC bits[6:0] for OUTB12
111-105	DCR5[6:0]		DC bits[6:0] for OUTR5	279-273	DCR13[6:0]		DC bits[6:0] for OUTR13
118-112	DCG5[6:0]		DC bits[6:0] for OUTG5	286-280	DCG13[6:0]		DC bits[6:0] for OUTG13
125-119	DCB5[6:0]		DC bits[6:0] for OUTB5	293-287	DCB13[6:0]		DC bits[6:0] for OUTB13
132-126	DCR6[6:0]		DC bits[6:0] for OUTR6	300-294	DCR14[6:0]		DC bits[6:0] for OUTR14
139-133	DCG6[6:0]		DC bits[6:0] for OUTG6	307-301	DCG14[6:0]		DC bits[6:0] for OUTG14
146-140	DCB6[6:0]		DC bits[6:0] for OUTB6	314-308	DCB14[6:0]		DC bits[6:0] for OUTB14
153-147	DCR7[6:0]		DC bits[6:0] for OUTR7	321-315	DCR15[6:0]		DC bits[6:0] for OUTR15
160-154	DCG7[6:0]		DC bits[6:0] for OUTG7	328-322	DCG15[6:0]		DC bits[6:0] for OUTG15
167-161	DCB7[6:0]		DC bits[6:0] for OUTB7	335-329	DCB15[6:0]		DC bits[6:0] for OUTB15

Table 2. Dot Correction Data Bit Description

8.3.2.5 Maximum Current (MC) Data Latch

The maximum output current per channel, I_{OLCMax} , is programmed by MC data and can be set with the serial interface. I_{OLCMax} is the largest current for each output. Each output sinks the I_{OLCMax} current when they turn on with DC and BC data set to the maximum value of 7Fh (127d). MC data must have the same data continuously written twice in order to change the data. When the device is powered on, the MC data are set to 0.

The MC data bit assignment is shown in [Table](#page-21-1) 3. See [Table](#page-27-3) 8 for a summary of the MC data value for each color group versus the set current value.

CONTROL DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL
338-336	MCR[2:0]		MC bits[2:0] for red color group channels (OUTR0 to OUTR15)
341-339	MCG[2:0]		MC bits[2:0] for green color group channels (OUTG0 to OUTG15)
344-342	MCBI2:0		MC bits[2:0] for blue color group channels (OUTB0 to OUTB15)

Table 3. Maximum Current Data Bit Assignment in the Control Data Latch

8.3.2.6 Global Brightness Control (BC) Data Latch

Global BC data are seven bits long. The global brightness for all outputs is controlled by the data in the control data latch. The data are used to adjust the constant-current values for the 48-channel constant-current outputs. As explained in the *Global [Brightness](#page-28-0) Control (BC) Function* section, the BC values are used to adjust the output current from 10% to 100% of the maximum value. When the device is powered on, the BC data are random.

The global BC data bit assignment in the control data latch is shown in [Table](#page-28-1) 4. See Table 10 for a summary of the BC data value versus set current value.

CONTROL DATA LATCH BIT NUMBER	BIT NAME	DEFAULT VALUE	CONTROLLED CHANNEL		
351-345	BCR[6:0]		BC bits[6:0] for red color group channels (OUTR0 to OUTR15)		
358-352	BCG[6:0]	N/A (no default value)	BC bits[6:0] for green color group channels (OUTG0 to OUTG15)		
365-359	BCB[6:0]		BC bits[6:0] for blue color group channels (OUTB0 to OUTB15)		

Table 4. Global Brightness Control Data Bit Assignment in the Control Data Latch

8.3.2.7 Function Control (FC) Data Latch

The FC data latch is 5 bits long. This latch enables the auto display repeat and display timing reset functions, and sets the DC data auto refresh, PWM control mode, and the LSD detection voltage. Each function is selected by the data in the control data latch. When the device is powered on, the FC data are random. The FC data bit assignment in the control data latch is shown in [Table](#page-22-1) 5.

Table 5. Function Control Data Latch Bit Description

8.3.3 Status Information Data (SID)

The status information data (SID) contains the status of the LED open detection (LOD) and LED short detection (LSD). When the MSB of the common shift register is set to 0 and the RFRESH bit in the control data latch is 0, the SID are loaded to the common shift register at the LAT falling edge after the data in the common shift register are loaded to the grayscale data latch. If the common shift register MSB is 1, the SID are not loaded to the common shift register.

When the MSB of the common shift register is set to 0 and the RFRESH bit in the control data latch is 1, the SID are loaded to the common shift register at the GS counter 0000h just after LAT when the GS data are input. If the common shift register MSB is 1, the SID are not loaded to the common shift register. When the RFRESH bit is 1, the SCLK rising edge must be input with a low-level LAT signal after 65,538 GSCLKs (or more) are input from the LAT rising signal input.

After being loaded into the common shift register, new SID data cannot be loaded until at least one new bit of data is written into the common shift register. To recheck SID without changing the GS data, reprogram the common shift register with the same data currently programmed into the GS latch. When LAT goes high, the GS data do not change, but new SID data are loaded into the common shift register. LOD and LSD are shifted out of SOUT with each SCLK rising edge. The SID load configuration is shown in [Figure](#page-23-0) 24 and [Table](#page-24-0) 6.

Figure 24. SID Load Configuration

Table 6. SID Load Description

8.3.4 LED Open Detection (LOD)

LOD detects a fault caused by an LED open circuit or a short from OUTX*n* to ground with low resistance by comparing the OUTX*n* voltage to the LOD detection threshold voltage (0.3 V, typically). If the OUTX*n* voltage is lower than the threshold voltage when OUTX*n* is on, that output LOD bit is set to 1 to indicate an open LED. Otherwise, the LOD bit is set to 0. LOD data are only valid for outputs that are programmed to be on. LOD data are latched into the LOD, LSD data latch at the 33rd GSCLK. LOD data for outputs programmed to be off at the 33rd GSCLK are always 0. The LED open detection circuit is shown in [Figure](#page-25-0) 25 and [Table](#page-25-1) 7 lists an LOD truth table. Refer to [Figure](#page-26-0) 26 for an LOD read timing diagram.

8.3.5 LED Short Detection (LSD)

LSD data detect a fault caused by a shorted LED between LED terminals by comparing the OUTX*n* voltage to the LSD detection threshold voltage level set by LSDVLT in the control data latch. If the OUTX*n* voltage is higher than the programmed voltage when OUTX*n* is on, the corresponding output LSD bit is set to 1 to indicate a shorted LED. Otherwise, the LSD bit is set to 0. LSD data are only valid for outputs that are programmed to be on. LSD data are latched into the LOD, LSD data latch at the 33rd GSCLK. LSD data for outputs programmed to be off at the 33rd GSCLK are always 0. The LSD open detection circuit is shown in [Figure](#page-25-0) 25 and [Table](#page-25-1) 7 lists an LSD truth table. Refer to [Figure](#page-26-0) 26 for an LSD read timing diagram.

Figure 25. LOD and LSD Circuit

Figure 26. LOD and LSD Read and Load Timing Diagram

8.3.6 Noise Reduction

Large surge currents may flow through the device and the board on which the device is mounted if all 48 outputs turn on simultaneously at the start of each GS cycle. These large current surges can introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5955 independently turns the outputs on with a series delay for each group to provide a soft-start feature. The output current sinks are grouped into eight groups. The first output group that is turned on or off are OUTR4, OUTG4, OUTB4, OUTR11, OUTG11, and OUTB11; the second output group is OUTX0 and OUTX15; the third output group is OUTX5 and OUTX10; the fourth output group is OUTX1 and OUTX14; the fifth output group is OUTX2 and OUTX13; the sixth output group is OUTX6 and OUTX9; the seventh output group is OUTX3 and OUTX12; and the eighth output group is OUTX7 and OUTX8. Each output group is turned on and off sequentially with a small delay between groups.

8.4 Device Functional Modes

8.4.1 Maximum Current Control (MC) Function

The maximum output current per channel, I_{OLCMax} , is programmed by the MC data and is set with the serial interface. I_{OLCMax} is the largest current for each output. Each OUTXn sinks the I_{OLCMax} current when they turn on and the dot correction and global brightness control data are set to the maximum value of 7Fh (127d).

When the device is powered on, the MC data are set to 0. MC data should be changed when all constant-current outputs (OUTX*n*, where $X = R$, G, or B; n = 0 to 7) are off. MCX = 6 and MCX = 7 are used when V_{CC} is greater than 3.6 V. The same MC data must be written twice to change the maximum constant-current output. [Table](#page-27-3) 8 shows the characteristics of the constant-current sink versus the maximum current (MC) control data.

	$MCX^{(1)}$ DATA	I _{OLCMax} (mA), OUTXn ⁽²⁾	
BINARY	DECIMAL		
000 (default)	0 (default)	0 (default)	3.2
001			8.0
010	っ	ົ	11.2
011	3		15.9
100	4		19.1
101	5	5	23.9
$110^{(3)}$	6	6	27.1
$111^{(3)}$			31.9

Table 8. Maximum Constant-Current Output versus MC Data

(1) $X = R$, G, or B.

 (2) $X = R$, G, or B. n = 0 to 15.

(3) MCX7 and MCX6 can be used when V_{CC} is greater than 3.6 V.

8.4.2 Dot Correction (DC) Function

The TLC5955 can individually adjust the output current of each channel (OUTx0 to OUTx15, where x is R, G, or B) by using DC. The DC function allows the brightness deviations of the LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word, so the value is adjusted with 128 steps within the range of 26.2% to 100% of I_{OLCMax} . DC data are programmed into the TLC5955 with the serial interface. When the device is powered on, the DC data in the control latch contains random data. Therefore, DC data must be written to the DC data latch before turning the constant-current outputs on. [Table](#page-27-2) 9 summarizes the DC data value versus the set current value.

Table 9. DC Data versus Current Ratio and Set Current Value

(1) $X = R$, G, or B. n = 0 to 15.

8.4.3 Global Brightness Control (BC) Function

The TLC5955 has the ability to adjust the output current of all constant-current outputs of each color group (OUTR0 to OUTR15, OUTG0 to OUTG15, and OUTB0 to OUTB15) simultaneously to the same current ratio. This function is called *global brightness control* (BC). The BC function allows the global brightness of LEDs connected to the output to be adjusted. All outputs of each color group can be adjusted in 128 steps from 10% to 100% of the maximum output current, I_{OLCMax} . BC data are programmed into the TLC5955 with the serial interface. When the BC data change, the output current also changes immediately. When the device is powered on, the BC data contain random data. [Table](#page-28-1) 10 summarizes the BC data versus the set current value.

	$BCX^{(1)}$ DATA			RATIO OF		
BINARY	DECIMAL	HEX	$DCXn^{(2)}$ DATA (Hex)	OUTPUT CURRENT TO I_{OLCMax} (%)	I_{OUT} (mA) $(MC = 7, \text{typical})$	I_{OUT} (mA) $(MC = 0, \text{ typical})$
000 0000	0	00	7F	10.0	3.19	0.32
000 0001		01	7F	10.7	3.42	0.34
000 0010	2	02	7F	11.4	3.64	0.37
111 1101	125	7D	7F	98.6	31.5	3.15
111 1110	126	7E	7F	99.3	31.7	3.18
111 1111	127	7F	7F	100.0	31.9	3.20

Table 10. BC Data versus Constant-Current Ratio and Set Current Value

(1) $X = R$, G, or B.

 (2) $X = R$, G, or B. n = 0 to 15.

8.4.4 Grayscale (GS) Function (PWM Control)

The TLC5955 can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The architecture of 16 bits per channel results in 65,536 brightness steps, from 0% up to 100% brightness.

The PWM operation for OUT*n* is controlled by a 16-bit grayscale (GS) counter. The GS counter increments on each GS reference clock (GSCLK) rising edge. The GS counter resets to 0000h when the LAT rising signal for a GS data write is input with the display timing reset mode enabled.

The TLC5955 has two types of PWM control: conventional PWM control and enhanced spectrum (ES) PWM control. The conventional PWM control can be selected when the ESPWM bit in the control data latch is 0. The ES PWM control is selected when the ESPWM bit is 1. The conventional PWM control should be selected for multiplexing a drive. The ES-PWM control should be selected for a static drive.

The on-time ($t_{\text{OUT ON}}$) of each output (OUT*n*) can be calculated by [Equation](#page-28-2) 2.

 $t_{\text{OUT ON}}$ (ns) = t_{GSCLK} (ns) \times GSX*n*

where:

- TGSCLK = one GS clock period,
- GSX*n* = the programmed GS value for OUTX*n* (GSX*n* = 0d to 65535d),
- $X = R$, G, or B for the red, green, or blue color group, and
- $n = 0$ to 15. (2)

Table 11. Output Duty Cycle and On-Time versus GS Data

[Table](#page-29-0) 11 summarizes the GS data values versus the output on-time duty cycle. When the device powers up, all OUTX*n* are forced off, the GS counter initializes to 0000h, and the status remains the same until GS data are

written. After that, each OUTX*n* on and off status can be controlled by GS data and GSCLK.

8.4.4.1 Conventional PWM Control

The first GS clock rising edge increments the GS counter by one and switches on all outputs with a non-zero GS value programmed into the GS data latch. Each additional GS clock rising edge increases the corresponding GS counter by one.

The GS counter keeps track of the number of clock pulses from the respective GS clock inputs. Each output stays on while the counter is less than or equal to the programmed GS value. Each output turns off at the GS counter value rising edge when the counter becomes greater than the output GS latch value. [Figure](#page-30-0) 27 illustrates the conventional PWM operation.

The Company

8.4.4.2 Enhanced Spectrum (ES) PWM Control

In this PWM control, the total display period is divided into 128 display segments. The total display period is the time from the first GS clock (GSCLK) to the 65,536th GSCLK input. Each display segment has a maximum of 512 GSCLKs. The OUTX*n* on-time changes, depending on the 16-bit GS data. Refer to [Table](#page-31-0) 12 for the sequence of information and to [Figure](#page-32-0) 28 for the timing information.

8.4.4.3 Auto Display Repeat Function

This function can repeat the total display period as long as GSCLK is present, as shown in [Figure](#page-33-0) 29. This function is switched on or off by the content of the DSPRPT bit in the control data latch.

When the DSPRPT bit is 1, auto display repeat is enabled and the entire display period repeats. When the DSPRPT bit is 0, auto display repeat is disabled and the entire display period only executes one time after a LAT signal rising edge is input for GS data writes when the display timing reset is enabled.

Figure 29. Auto Display Repeat Function

8.4.4.4 Display Timing Reset Function

The display timing reset function allows initializing the display timing with a LAT rising edge. This function can be switched on or off with the TMGRST bit in the control data latch. When the TMGRST bit is 1, the GS counter is reset to 0 and all outputs are forced off at the LAT rising edge for a GS data write. Furthermore, the 768-bit GS data latch is updated with the data from the common shift register and the 336-bit DC data latch is updated with the DC data in the 371-bit control data latch. When the TMGRST bit is 0, the GS counter is not reset and the outputs are not forced off, even if a LAT rising edge is input. A timing diagram for this function is shown in [Figure](#page-34-0) 30.

Figure 30. Display Timing Reset Function (DSPRPT = 1, TMGRST = 1, and RFRESH = 0)

8.4.4.5 Auto Data Refresh Function

This function delays updating the grayscale (GS) and dot correction (DC) data until the end of one entire display period. If both DC data and GS data are written by the end of an entire display period, the input DC data are held in the control data latch and the GS data are held in the common shift register. Both DC and GS data are copied to the 336-bit DC data latch and 768-bit GS data latch at the end of an entire display period. The data latches are used for the next display period. GS data are directly copied from the common shift register to the GS data latch. Therefore, GS data must be written after the DC data are written. Furthermore, the GS data in the common shift resistor must not be changed until all data are copied to the GS data latch. [Figure](#page-35-0) 31 and [Figure](#page-36-0) 32 show timing diagrams for this function.

Figure 31. Auto Data Refresh Function 1 (DSPRPT = 1, TMGRST = 0, and RFRESH = 1)

SOUT

OUTn

DC Data Latch (Internal)

> OFF ON

Control Data Latch (Internal)

GS Data Latch (Internal)

L GSB15 GSB15 GSB15
(158 G 148 G 138

Grayscale Data Write

Φ

<u>JUU U</u>

SID are loaded at the LAT falling edge.

Control Data Write (MSB of the Common Shift register = 1 Grayscale Data Write (MSB of the Common Shift Register = 0) DCR0 \sqrt{DCRO} **DCRO** DCR₀ GSR0 GSR₀ GSR₀ SIN DCR₀ GSB15 GSB15 GSR0 ^{CRU} AL 3A 2A 1A 15A 14A 2A 1A 0A 4A 3A 764 765 766 767 768 769 1 2 3 766 767 768 769 1 2 3 4 **SCLK** Φ đ ф Φ LAT \Box **GSCLK** DSPRPT bit in Control Data DSPRPT bit =1 (Internal) TMGRST bit TMGRST bit =0 in Control Data (Internal) RFRESH bit RFRESH bit =0 in Control Data (Internal) CommonShift Register (Internal) GS Counter GS counter data is incremented at each GSCLK rising edge. Data (Internal))) Internal LAT 7 Enable Always enable (Internal) Internal LAT Signal ſ۶ (Internal)

H

Old Control Data X New Control Data

Figure 32. Auto Data Refresh Function 2 (DSPRPT = 1, TMGRST = 0, and RFRESH = 0)

S,

DCR0 X DCR0
2A X 1A X 0A

OUTn are controlled by old GS/DC data.

Old Grayscale Data

Old DC Data

New DC Data

OUTn are controlled by new GS/DC data.

LOD B15A

LOD LOD VLOD
G15A R15A VB14A

New Grayscale Data

L

ळ

9 Applications and Implementation

9.1 Application Information

The device is a 48-channel, constant sink current, LED driver. This device is typically connected in series to drive many LED lamps with only a few controller ports. Output current control data and PWM control data can be written from the SIN input terminal. The PWM timing reference clock can be supplied from the GSCLK input terminal. Also, the LED open and short error flag can be read out from the SOUT output terminal. Furthermore, the device maximum GSCLK clock frequency is 33 MHz and can reduce flickering discernable by the human eye.

9.2 Typical Application

9.2.1 Daisy-Chain Application

In this application, the device VCC and LED lamp anode voltages are supplied from different power supplies.

Figure 33. Multiple Daisy-Chained TLC5955 Devices

9.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

Table 13. Design Parameters

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Step-by-Step Design Procedure

To begin the design process, a few parameters must be decided upon. The designer needs to know the following:

- Maximum output constant-current value for each color LED ramp.
- Maximum LED forward voltage (V_F) .
- Current ratio of red, green, and blue LED lamps for the best white balance.
- Are the auto display repeat function, display timing reset function, or auto data refresh function used?
- Which PWM control method is used: ES-PWM or conventional PWM?
- Is the LED short detect (LSD) function used? If so, which detection level (70% VCC or 90% VCC) is used?

9.2.1.2.2 Maximum Current (MC) Data

There are a total of nine bits of MC data for the red, green, and blue LED ramp. Select the MC data to be greater than each LED ramp current and write the data with other control data.

9.2.1.2.3 Global Brightness Control (BC) Data

There are a total of three sets of 7-bit BC data for the red, green, and blue LED ramp. Select the BC data for the best white balance of the red, green, and blue LED ramp and write the data with other control data.

9.2.1.2.4 Dot Correction (DC) Data

There are a total of 48 sets of 7-bit DC data for each current adjustment. Select the DC data for the best uniformity of each color LED ramp and write the data with other control data.

9.2.1.2.5 Grayscale (GS) Data

There are a total of 48 sets of 16-bit GS data for the PWM control of each output. Select the GS data of the LED ramp intensity and color control and write the data with other GS data.

9.2.1.2.6 Other Control Data

There are five bits control data to set the function mode for the auto display repeat, display timing reset, auto data refresh, ES-PWM, and LSD functions explained in the *Device [Functional](#page-27-0) Modes* section. Write the 5-bit control data for the appropriate operation of the display system with MC, BC, and DC data as the control data.

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) SBVS237 –MARCH 2014 **www.ti.com**

9.2.1.3 Application Curves

One LED connected to each output.

10 Power Supply Recommendations

The V_{CC} power-supply voltage should be well regulated. An electrolytic capacitor must be used to reduce the voltage ripple to less than 5% of the input voltage. Furthermore, the V_{LED} voltage should be set to the voltage calculated by [Equation](#page-40-3) 3:

 V_{LED} ≥ LED V_F x Number of LED Lamps Connected in Series + 0.3 V (20 mA for Constant-Current Example)

where:

• V_F = Forward voltage (3)

Because the total current of the constant-current output is large, some electrolytic capacitors must be used to prevent the OUTX*n* terminal voltage from dropping lower than the calculated voltage from [Equation](#page-40-3) 3.

11 Layout

11.1 Layout Guidelines

- 1. Place the decoupling capacitor near the VCC and GND terminals.
- 2. Route the GND pattern as widely as possible for large GND currents. Maximum GND current is approximately 1.53 A.
- 3. Routing between the LED cathode side and the device OUTX*n* should be as short and straight as possible to reduce wire inductance.
- 4. The PowerPAD must be connected to the GND layer because the pad is not internally connected to GND and should be connected to a heat sink layer to reduce device temperature.

[TLC5955](http://www.ti.com/product/tlc5955?qgpn=tlc5955) SBVS237 –MARCH 2014 **www.ti.com**

11.2 Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

For the LED driver solution, go to www.ti.com/solution/lighting_signage.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

• PowerPAD™ Thermally Enhanced Package Application Report, [SLMA002](http://www.ti.com/lit/pdf/SLMA002)

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 5-Dec-2023

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 5-Dec-2023

TUBE

B - Alignment groove width

*All dimensions are nominal

DCA (R-PDSO-G56)

PowerPAD[™] PLASTIC SMALL-OUTLINE

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
	- This drawing is subject to change without notice. В.
	- Body dimensions do not include mold flash or protrusion not to exceed 0,15. $C.$
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Pro
	-
	- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

PACKAGE OUTLINE

DCA0056F PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may not present.

EXAMPLE BOARD LAYOUT

DCA0056F PowerPAD TSSOP - 1.2 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DCA0056F PowerPAD TSSOP - 1.2 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.

DCA (R-PDSO-G56)

PowerPAD[™] PLASTIC SMALL OUTLINE PACKAGE

NOTES:

- All linear dimensions are in millimeters. A_{1} This drawing is subject to change without notice. $B₁$
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

GENERIC PACKAGE VIEW

RTQ 56 VQFN - 1 mm max height

8 x 8, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

RTQ0056G

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD

NOTES:

-
- per ASME Y14.5M.
This drawing is subject to change without notice.
-

EXAMPLE BOARD LAYOUT

RTQ0056G VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD

NOTES: (continued)

-
- locations shown on this view. it is recommended thar vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTQ0056G VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD

NOTES: (continued)

design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated