Product Folder

Order Now

Technical Documents

Tools & Software

Support & Community

TEXAS INSTRUMENTS

TAS6421-Q1

SLOSE32A – APRIL 2019 – REVISED OCTOBER 2019

TAS6421-Q1 75-W, 2-MHz Digital Input 1-Channel Automotive Class-D Burr-Brown™ Audio Amplifier with Load Dump Protection and I²C Diagnostics

BB

Texas Instruments
Burr-Brown Audio

1 Features

- Advanced load diagnostics
  - DC Diagnostics run without input clocks
  - AC Diagnostic for tweeter detection with impedance and phase response
- Easily meet CISPR25-L5 EMC specification
- AEC-Q100 Qualified for automotive applications
  - Temperature grade: –40°C to +125°C
- Audio inputs
  - I²S or 4/8-channel TDM input
  - Input sample rates: 44.1 kHz, 48 kHz, 96 kHz
  - Input formats: 16-bit to 32-Bit I²S, and TDM
- Audio outputs
  - Single-channel bridge-tied load (BTL)
  - Up to 2.1 MHz output switching frequency
  - 27 W, 10% THD Into 4 Ω at 14.4 V BTL
  - 45 W, 10% THD Into 2 Ω at 14.4 V BTL
- Audio performance Into 4 Ω at 14.4 V BTL
  - THD+N < 0.02% at 1 W
  - 42 μV_{RMS} Output Noise
  - –90 dB Crosstalk
- Load diagnostics with Host-independent operation
  - Output open and shorted load
  - Output-to-battery or ground shorts
  - Line output detection Up to 6 kΩ
- Protection
  - Output current limiting and short protection
  - 40 V Load dump
  - Open ground and power tolerant
  - Overtemperature warning and shutdown
  - Undervoltage and overvoltage, DC Offset
- General operation
  - 4.5 V to 26.4 V supply voltage
  - I²C control with 4 address options
  - Clip detection (latching or non-latching)

2 Applications

- Automotive head unit and external amplifier
- eCall (emergency call)
- Virtual engine sound system (VESS)

3 Description

TAS6421-Q1 device is a mono-channel digital-input Class-D Burr-Brown™ audio amplifier that implements a 2.1 MHz PWM switching frequency enabling a cost-optimized solution for a very small PCB size, full operation down to 4.5 V for start/stop events, and exceptional sound quality with up to 40 kHz audio bandwidth. TAS6421-Q1 is footprint and pin-compatible with TAS642x-Q1 family devices to allow for the flexibility to easily support multiple system configurations with minimal redesign effort.

The output switching frequency can be set either above the AM band, which eliminates AM-band interferences and reduces output filtering and cost, or below the AM band to optimize efficiency. The device has a built-in load diagnostic function for detecting and diagnosing misconnected outputs as well as detection of AC-coupled tweeters.

TAS6421-Q1 provides one channel at 27 W into 4 Ω at 10% THD+N, 45 W into 2 Ω at 10% THD+N from a 14.4 V supply or 75 W into 4 Ω at 10% THD+N from a 25 V supply.

For pin compatible two- and four-channel devices see the TAS6422-Q1, TAS6424L-Q1, TAS6424M-Q1 and TAS6424-Q1.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAS6421-Q1	HSSOP (56)	18.41 mm × 7.49 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Functional Block Diagram

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (April 2019) to Revision A   **Page**

- Changed the device status From: *Advanced Information* To: *Production* data 1

5 Device Options

Part Number	Channel Count	Power-Supply Voltage Range	Channel Current Limit (Typ)	Output Power per channel / 10% THD			
				4 Ω / BTL 14.4 V	4 Ω / BTL Max Voltage	2 Ω / BTL 14.4 V	2 Ω / PBTL Max Voltage
TAS6424-Q1	4	4.5 V to 26.4 V	6.5 A	27 W	75 W at 25 V	45 W	150 W at 25 V
TAS6424M-Q1	4	4.5 V to 18 V	6.5 A	27 W	45 W at 18 V	45 W	80 W at 18 V
TAS6424L-Q1	4	4.5 V to 18 V	4.8 A	27 W	45 W at 18 V	27 W	80 W at 18 V
TAS6422-Q1	2	4.5 V to 26.4 V	6.5 A	27 W	75 W at 25 V	45 W	150 W at 25 V
TAS6421-Q1	1	4.5 V to 26.4 V	6.5 A	27 W	75 W at 25 V	45 W	N/A

6 Pin Configuration and Functions

DKQ Package
56-Pin HSSOP With Exposed Thermal Pad
Top View

Pin	Name		Pin	Name
1	GND		56	PVDD
2	PVDD		55	PVDD
3	VBAT		54	NC
4	AREF		53	NC
5	VREG		52	NC
6	VCOM		51	NC
7	AVSS		50	NC
8	AVDD		49	NC
9	GVDD		48	BST_P
10	NC		47	OUT_P
11	GND		46	GND
12	MCLK		45	OUT_M
13	SCLK		44	BST_M
14	FSYNC		43	NC
15	SDIN1		42	NC
16	GND		41	NC
17	GND		40	NC
18	GND		39	NC
19	VDD		38	NC
20	SCL		37	NC
21	SDA		36	NC
22	I2C_ADDR0		35	NC
23	I2C_ADDR1		34	NC
24	$\overline{\text{STANDBY}}$		33	NC
25	$\overline{\text{MUTE}}$		32	NC
26	$\overline{\text{FAULT}}$		31	NC
27	$\overline{\text{WARN}}$		30	NC
28	GND		29	NC

Thermal Pad

Not to scale

Product Folder Links: *TAS6421-Q1*

Pin Functions

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
AREF	4	PWR	VREG and VCOM bypass capacitor return
AVDD	8	PWR	Voltage regulator bypass. Connect 1 μF capacitor from AVDD to AVSS
AVSS	7	PWR	AVDD bypass capacitor return
BST_M	44	PWR	Bootstrap capacitor connection pin for high-side gate driver
BST_P	48	PWR	Bootstrap capacitor connection pin for high-side gate driver
$\overline{\text{FAULT}}$	26	DO	Reports a fault (active low, open drain), 100 kΩ internal pull-up resistor
FSYNC	14	DI	Audio frame clock input
GND	1, 11, 16, 17, 18, 28, 46	GND	Ground
GVDD	9	PWR	Gate drive voltage regulator derived from VBAT input pin. Connect 2.2 μF capacitor to GND
I2C_ADDR0	22	DI	I^2C address pins. Refer to Table 7
I2C_ADDR1	23		
MCLK	12	DI	Audio master clock input
$\overline{\text{MUTE}}$	25	DI	Mutes the device outputs (active low) while keeping output FETs switching at 50%, 100 kΩ internal pull-down resistor
NC	10, 29-43, 49-54	NC	Not connected or pulled to ground
OUT_M	45	NO	Negative output for the channel
OUT_P	47	PO	Positive output for the channel
PVDD	2, 55, 56	PWR	PVDD voltage input (can be connected to battery). Bulk capacitor and bypass capacitor required
SCL	20	DI	I^2C clock input
SCLK	13	DI	Audio bit and serial clock input
SDA	21	DI/DO	I^2C data input and output
SDIN1	15	DI	TDM data input and audio I^2S data input
$\overline{\text{STANDBY}}$	24	DI	Enables low power standby state (active Low), 100 kΩ internal pull-down resistor
VBAT	3	PWR	Battery voltage input
VCOM	6	PWR	Bias voltage
VDD	19	PWR	3.3 V external supply voltage
VREG	5	PWR	Voltage regulator bypass
$\overline{\text{WARN}}$	27	DO	Clip and overtemperature warning (active low, open drain), 100 kΩ internal pull-up resistor
Thermal Pad	—	GND	Provides both electrical and thermal connection for the device. Heatsink must be connected to GND.

(1)   GND = ground, PWR = power, PO = positive output, NO = negative output, DI = digital input, DO = digital output, DI/DO = digital input and output, NC = no connection

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
PVDD, VBAT	DC supply voltage relative to GND		-0.3	30	V
V_{MAX}	Transient supply voltage: PVDD, VBAT	t ≤ 400 ms exposure	-1	40	V
V_{RAMP}	Supply-voltage ramp rate: PVDD, VBAT			75	V/ms
VDD	DC supply voltage relative to GND		-0.3	3.5	V
I_{MAX}	Maximum current per pin (PVDD, VBAT, OUT_P, OUT_M, GND)			8	A
I_{MAX_PULSED}	Pulsed supply current per PVDD pin (one shot)	t < 100 ms		12	A
V_{LOGIC}	Input voltage for logic pins (SCL, SDA, SDIN1, FSYNC, MCLK, BCLK, SCLK, MUTE, STANDBY, I2C_ADDRx)		-0.3	VDD + 0.5	V
V_{GND}	Maximum voltage between GND pins		-0.3	0.3	V
T_J	Maximum operating junction temperature		-55	150	°C
T_{stg}	Storage temperature		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1] HBM ESD Classification Level 2		±3000	V
		Charged-device model (CDM), per AEC Q100–011 CDM ESD Classification Level C4B	All pins	±500	
			Corner pins (1, 28, 29 and 56)	±750	V

(1) (1) AEC Q100–002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS–001 specification.

7.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
PVDD	Output FET Supply Voltage Range	Relative to GND	4.5		26.4	
VBAT	Battery Supply Voltage Input	Relative to GND	4.5	14.4	18	V
VDD	DC Logic supply	Relative to GND	3.0	3.3	3.5	
T_A	Ambient temperature		–40		125	
T_J	Junction temperature	An adequate thermal design is required	–40		150	°C
R_L	Minimum speaker load impedance	BTL Mode	2	4		Ω
R_{PU_I2C}	I²C pullup resistance on SDA and SCL pins		1	4.7	10	kΩ
C_{Bypass}	External capacitance on bypass pins	Pin 2, 3, 5, 6, 8, 19		1		µF
C_{GVDD}	External capacitance on GVDD pin	Pin 9		2.2		µF
C_{OUT}	External capacitance to GND on OUT pins	Limit set by DC-diagnostic timing		1	3.3	µF
L_O	Output filter inductance at 2.1MHz	Minimum inductance at I_{SD} current levels	1			µH

7.4 Thermal Information

THERMAL METRIC[1]		TAS6421-Q1 [2]	
		DKQ (HSSOP)	
		56 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
(2) JEDEC Standard 4 Layer PCB.

7.5 Electrical Characteristics

Test conditions (unless otherwise noted): T_C = 25°C, PVDD = VBAT = 14.4 V, VDD = 3.3 V, R_L = 4 Ω, P_{out} = 1 W/ch, f_{IN} = 1 kHz, f_{SW} = 2.11 MHz, AES17 Filter, default I2C settings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CURRENT						
I_{PVDD_IDLE}	PVDD idle current	Channel playing, no audio input		17	23	mA
I_{VBAT_IDLE}	VBAT idle current	Channel playing, no audio input		28	32	mA
I_{PVDD_STBY}	PVDD standby current	$\overline{STANDBY}$ Active, VDD = 0 V		0.5	1	µA
I_{VBAT_STBY}	VBAT standby current	$\overline{STANDBY}$ Active, VDD = 0 V		4	6	µA
I_{VDD}	VDD supply current	Channel playing, –60-dB signal		15	18	mA
OUTPUT POWER						
P_{O_BTL}	Output power per channel, BTL	4 Ω, PVDD = 14.4 V, THD+N = 1%, TC = 75°C	20	22		W
		4 Ω, PVDD = 14.4 V, THD+N = 10%, TC = 75°C	25	27		
		2 Ω, PVDD = 14.4 V, THD+N = 1%, TC = 75°C	38	40		
		2 Ω, PVDD = 14.4 V, THD+N = 10%, TC = 75°C	42	45		
		4 Ω, PVDD = 25 V, THD+N = 1%, TC = 75°C	50	55		
		4 Ω, PVDD = 25 V, THD+N = 10%, TC = 75°C	70	75		
EFF_P	Power efficiency	1 channel operating at 25-W output power, 4 Ω load, PVDD = 14.4 V, TC = 25°C, including inductor losses		86%		
AUDIO PERFORMANCE						
V_n	Output noise voltage	Zero input, A-weighting, gain level 1, PVDD = 14.4 V		42		µV
		Zero input, A-weighting, gain level 2, PVDD = 14.4 V		55		
		Zero input, A-weighting, gain level 3, PVDD = 18 V		67		
		Zero input, A-weighting, gain level 4, PVDD = 25 V		85		
GAIN	Peak Output Voltage/dBFS	gain level 1, Register 0x01, bit 1-0 = 00		7.5		V/FS
		gain level 2, Register 0x01, bit 1-0 = 01		15		
		gain level 3, Register 0x01, bit 1-0 = 10		21		
		gain level 4, Register 0x01, bit 1-0 = 11		29		
PSRR	Power-supply rejection ratio	PVDD = 14.4 Vdc + 1 V_{RMS}, f = 1 kHz		75		dB
THD+N	Total harmonic distortion + noise			0.02%		
LINE OUTPUT PERFORMANCE						
$V_{n\_LINEOUT}$	LINE output noise voltage	Zero input, A-weighting, channel set to LINE MODE		42		µV
$V_{O\_LINEOUT}$	LINE output voltage	0dB input, channel set to LINE MODE		5.5		VRMS
THD+N	Line output total harmonic distortion + noise	V_O = 2 V_{RMS}, channel set to LINE MODE		0.01%		
DIGITAL INPUT PINS						
V_{IH}	Input logic level high		70			%VDD
V_{IL}	Input logic level low				30	%VDD
I_{IH}	Input logic current, high	V_I = VDD			15	µA
I_{IL}	Input logic current, low	V_I = 0			-15	µA
PWM OUTPUT STAGE						
$R_{DS(on)}$	FET drain-to-source resistance	Not including bond wire and package resistance		90		mΩ
OVERVOLTAGE (OV) PROTECTION						
V_{PVDD_OV}	PVDD overvoltage shutdown		27.0	27.8	28.8	V

Product Folder Links: *TAS6421-Q1*

Electrical Characteristics (continued)

Test conditions (unless otherwise noted): T_C = 25°C, PVDD = VBAT = 14.4 V, VDD = 3.3 V, R_L = 4 Ω, P_{out} = 1 W/ch, f_{IN} = 1 kHz, f_{SW} = 2.11 MHz, AES17 Filter, default I2C settings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{PVDD\_OV\_HYS}$	PVDD overvoltage shutdown hysteresis			0.8		V
V_{VBAT_OV}	VBAT overvoltage shutdown		20	21.5	23	V
$V_{VBAT\_OV\_HYS}$	VBAT overvoltage shutdown hysteresis			0.6		V
UNDERVOLTAGE (UV) PROTECTION						
$VBAT_{UV}$	VBAT undervoltage shutdown			4	4.5	V
$VBAT_{UV\_HYS}$	VBAT undervoltage shutdown hysteresis			0.2		V
$PVDD_{UV}$	PVDD undervoltage shutdown			4	4.5	V
$PVDD_{UV\_HYS}$	PVDD undervoltage shutdown hysteresis			0.2		V
BYPASS VOLTAGES						
V_{GVDD}	Gate drive bypass pin voltage			7		V
V_{AVDD}	Analog bypass pin voltage			6		V
V_{VCOM}	Common bypass pin voltage			2.5		V
V_{VREG}	Regulator bypass pin voltage			5.5		V
POWER-ON RESET (POR)						
V_{POR}	VDD voltage for POR			2.1	2.7	V
V_{POR_HYS}	VDD POR recovery hysteresis voltage			0.5		V
OVERTEMPERATURE (OT) PROTECTION						
$OTW_{(i)}$	Channel overtemperature warning			150		°C
$OTSD_{(i)}$	Channel overtemperature shutdown			175		°C
OTW	Global junction overtemperature warning			130		°C
OTSD	Global junction overtemperature shutdown			160		°C
OT_{HYS}	Overtemperature hysteresis			15		°C
LOAD OVERCURRENT PROTECTION						
I_{LIM}	Overcurrent cycle-by-cycle limit	OC Level 1	4.0	4.8		A
		OC Level 2	6.0	6.5		A
I_{SD}	Overcurrent shutdown	OC Level 1, Any short to supply, ground, or other channels		7		A
		OC Level 2, Any short to supply, ground, or other channels		9		A
MUTE MODE						
G_{MUTE}	Output attenuation			100		dB
CLICK AND POP						
V_{CP}	Output click and pop voltage	ITU-R 2k filter, High-Z/MUTE to Play, Play to Mute/High-Z		7		mV
DC OFFSET						
V_{OFFSET}	Output offset voltage			2	5	mV
DC DETECT						
DC_{FAULT}	Output DC fault protection			2	2.5	V
DIGITAL OUTPUT PINS						
V_{OH}	Output voltage for logic level high	I = ±2 mA	90			%VDD
V_{OL}	Output voltage for logic level low	I = ±2 mA			10	%VDD
$t_{DELAY\_CLIPDET}$	Signal delay when output clipping detected				20	µs

Product Folder Links: *TAS6421-Q1*

Electrical Characteristics (continued)

Test conditions (unless otherwise noted): T_C = 25°C, PVDD = VBAT = 14.4 V, VDD = 3.3 V, R_L = 4 Ω, P_{out} = 1 W/ch, f_{IN} = 1 kHz, f_{SW} = 2.11 MHz, AES17 Filter, default I2C settings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOAD DIAGNOSTICS						
S2P	Resistance to detect a short from OUT pin(s) to PVDD				500	Ω
S2G	Resistance to detect a short from OUT pin(s) to ground				200	Ω
SL	Shorted load detection tolerance				±0.5	Ω
OL	Open load		40	70		Ω
T_{DC_DIAG}	DC diagnostic time			100		ms
LO	Line output diagnostic detection				6	kΩ
T_{LINE_DIAG}	Line output diagnostic time	Not including the preceeding DC_DIAG time		40		ms
AC_{IMP}	AC impedance accuracy	Gain linearity, f = 19 kHz, R_L = 2 Ω to 16 Ω			25%	
AC_{IMP}	AC impedance accuracy	Offset			±0.5	Ω
T_{AC_DIAG}	AC diagnostic time			170		ms
I2C_ADDR PINS						
t_{I2C_ADDR}	Time delay needed for I2C address set-up			300		µs

Product Folder Links: *TAS6421-Q1*

Electrical Characteristics (continued)

Test conditions (unless otherwise noted): T_C = 25°C, PVDD = VBAT = 14.4 V, VDD = 3.3 V, R_L = 4 Ω, P_{out} = 1 W/ch, f_{IN} = 1 kHz, f_{SW} = 2.11 MHz, AES17 Filter, default I2C settings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I²C CONTROL PORT						
t_{BUS}	Bus free time between a STOP and START condition		1.3			µs
t_{h1}	Hold time, SCL to SDA		0			ns
t_{h2}	Hold time, start condition to SCL		0.6			µs
t_{START}	I²C startup time after VDD power on reset				12	ms
t_{RISE}	Rise time, SCL and SDA				300	ns
t_{FALL}	Fall time, SCL and SDA				300	ns
t_{SU1}	Setup, SDA to SCL		100			ns
t_{SU2}	Setup, SCL to start condition		0.6			µs
t_{SU3}	Setup, SCL to stop condition		0.6			µs
$t_{W(H)}$	Required pulse duration SCL *High*		0.6			µs
$t_{W(L)}$	Required pulse duration SCL *Low*		1.3			µs
SERIAL AUDIO PORT						
D_{MCLK}, D_{SCLK}	Allowable input clock duty cycle		45%	50%	55%	
f_{MCLK}	Supported MCLK frequencies	128, 256, or 512	128		512	xFS
f_{MCLK_Max}	Maximum frequency				25	MHz
t_{SCY}	SCLK pulse cycle time		40			ns
t_{SCL}	SCLK pulse-with LOW		16			ns
t_{SCH}	SCLK pulse-with HIGH		16			ns
$t_{RISE/FALL}$	Rise and fall time			<5		ns
t_{SF}	SCLK rising edge to FSYNC edge		8			ns
t_{FS}	FSYNC rising edge to SCLK edge		8			ns
t_{DS}	DATA set-up time		8			ns
t_{DH}	DATA hold time		8			ns
c_i	Input capacitance, pins MCLK, SCLK, FSYNC, SDIN1				10	pf
T_{LA}	Latency from input to output measured in FSYNC sample count	FSYNC = 44.1 kHz or 48 kHz			30	
		FSYNC = 96 kHz			12	

7.6 Typical Characteristics

T_A = 25 ºC, V_{VDD} = 3.3 V, VBAT = PVDD = 14.4 V, R_L = 4 Ω, f_{IN} = 1 kHz, f_s = 48 kHz, f_{SW} = 2.1 MHz, AES17 filter, default I2C settings, see Figure 66 (unless otherwise noted)


Figure 1. PVDD PSRR vs Frequency

**Figure 2. VBAT PSRR vs Frequency**

Figure 3. THD+N vs Frequency

Figure 4. THD+N vs Frequency

Figure 5. THD+N vs Frequency

Figure 6. THD+N vs Frequency

Product Folder Links: *TAS6421-Q1*

Typical Characteristics (continued)

T_A = 25 ºC, V_{VDD} = 3.3 V, VBAT = PVDD = 14.4 V, R_L = 4 Ω, f_{IN} = 1 kHz, f_s = 48 kHz, f_{SW} = 2.1 MHz, AES17 filter, default I²C settings, see Figure 66 (unless otherwise noted)



Figure 7. THD+N vs Power

**Figure 8. THD+N vs Power**

Figure 9. THD+N vs Power

Figure 10. THD+N vs Power

Figure 11. Output Power vs Supply Voltage

Figure 12. Output Power vs Supply Voltage

Typical Characteristics (continued)

T_A = 25 ºC, V_{VDD} = 3.3 V, VBAT = PVDD = 14.4 V, R_L = 4 Ω, f_{IN} = 1 kHz, f_s = 48 kHz, f_{SW} = 2.1 MHz, AES17 filter, default I^{2}C settings, see Figure 66 (unless otherwise noted)

A-weighted Noise f_{SW} = 384 kHz

Figure 13. Noise vs Supply voltage

A-weighted Noise f_{SW} = 2.1 MHz

Figure 14. Noise vs Supply voltage

4 Ω f_{SW} = 384 kHz

Figure 15. PVDD Efficiency vs Output Power

4 Ω f_{SW} = 2.1 MHz

Figure 16. PVDD Efficiency vs Total Output Power

2 Ω f_{SW} = 384 kHz

Figure 17. PVDD Efficiency vs Total Output Power

2 Ω f_{SW} = 2.1 MHz

Figure 18. PVDD Efficiency vs Total Output Power

Product Folder Links: *TAS6421-Q1*

Typical Characteristics (continued)

T_A = 25 ºC, V_{VDD} = 3.3 V, VBAT = PVDD = 14.4 V, R_L = 4 Ω, f_{IN} = 1 kHz, f_s = 48 kHz, f_{SW} = 2.1 MHz, AES17 filter, default I²C settings, see Figure 66 (unless otherwise noted)

Figure 19. PVDD Idle Current vs Voltage

Figure 20. VBAT Idle Current vs Voltage

Figure 21. PVDD + VBAT Standby Current vs Voltage

f_{SW} = 384 kHz

Figure 22. Power Dissipation vs Output Power

f_{SW} = 2.1 MHz

Figure 23. Power Dissipation vs Output Power

8 Parameter Measurement Information

The parameters for the TAS6421-Q1 device were measured using the circuit in Figure 66.

For measurements with 2.1 MHz switching frequency the 3.3 µH inductor from the TAS6421-Q1 EVM is used.

Product Folder Links: *TAS6421-Q1*

9 Detailed description

9.1 Overview

The TAS6421-Q1 device is a single-channel digital-input Class-D audio amplifier specifically tailored for use in the automotive industry. The device is designed for vehicle battery operation or boosted voltage systems. This efficient Class-D technology allows for reduced power consumption, reduced PCB area and reduced heat. The device realizes an audio sound-system design with smaller size and lower weight than traditional Class-AB solutions.

The core design blocks are as follows:
- Serial audio port
- Clock management
- High-pass filter and volume control
- Pulse width modulator (PWM) with output stage feedback
- Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I^{2}C serial communication bus

9.2 Functional Block Diagram

Product Folder Links: *TAS6421-Q1*

9.3 Feature Description

9.3.1 Serial Audio Port

The serial audio port (SAP) receives audio in either I²S, left justified, right justified, or TDM formats.

Settings for the serial audio port are programmed in the *SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04]* and *Miscellaneous Control 3 Register (address = 0x21) [default = 0x00]*.

Figure 24 shows the digital audio data connections for I²S and TDM8 mode for a five channel system using TAS6424 four-channel Class-D amplifier and a TAS6421-Q1 single-channel Class-D amplifier.

Figure 24. Digital-Audio Data Connection

9.3.1.1 *I²S Mode*

I²S timing uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is low for the left channel and high for the right channel. The bit clock, SCLK, runs at 32 × f_S or 64 × f_S and is used to clock in the data. A delay of one bit clock occurs from the time the FSYNC signal changes state to the first bit of data on the data lines. The data is presented in 2s-complement form (MSB-first). The data is valid on the rising edge of the bit clock and is used to clock in the data.

The SAP Control Register Bits 3-5 allows to select if I²S Channel 1 or Channel 2 is amplified.

9.3.1.2 *Left-Justified Timing*

Left-justified (LJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at 32 × f_S or 64 × f_S is used to clock in the data. The first bit of data appears on the data lines at the same time FSYNC toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. Digital words can be 16-bits or 24-bits wide and pad any unused trailing data-bit positions in the left-right (L/R) frame with zeros.

9.3.1.3 *Right-Justified Timing*

Right-justified (RJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at 32 × f_S or 64 × f_S is used to clock in the data. The first bit of data appears on the data 8-bit clock periods (for 24-bit data) after the FSYNC pin toggles. In RJ mode the LSB of data is always clocked by the last bit clock before the FSYNC pin transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The device pads the unused leading data-bit positions in the L/R frame with zeros.

Feature Description (continued)

9.3.1.4 TDM Mode

TDM mode supports 4 or 8 channels of audio data. The TDM mode is automatically selected when the TDM clocks are present. The device can be configured through I^{2}C to select which TDM channel slot is amplified. The TDM mode supports 16-bit, 24-bit, and 32-bit input data lengths.

In TDM mode, SCLK must be 128 x f_s or 256 x f_s, depending on the TDM slot size. In TDM mode SCLK and MCLK can be connected together. If SCLK and MCLK are connected together or the frequency of SCLK and MCLK is equal, FSYNC should be minimum 2 MCLK pulses long.

In TDM mode, the SDIN1 pin (pin 15) is used for digital audio data. Table 1 lists register settings for the TDM channel selection.

Table 1. Channel Selection

REGISTER SETTING			AMPLIFIED CHANNEL
0x03 BIT 5	0x03 BIT 4	0x03 BIT 3	
0	0	0	Slot 1 in TDM8/4 or Left Channel in I^{2}S mode
0	0	1	Slot 2 in TDM8/4 or Right Channel in I^{2}S mode
0	1	0	Slot 3 in TDM8/4
0	1	1	Slot 4 in TDM8/4
1	0	0	Slot 5 in TDM8
1	0	1	Slot 6 in TDM8
1	1	0	Slot 7 in TDM8
1	1	1	Slot 8 in TDM8

9.3.1.5 Supported Clock Rates

The device supports MCLK rates of 128 × f_S, 256 × f_S, or 512 × f_S.

The device supports SCLK rates of 32 × f_S or 64 × f_S in I^{2}S, LJ or RJ modes or 128 × f_S, or 256 × f_S in TDM mode.

The device supports FSYNC rates of 44.1 kHz, 48 kHz, or 96 kHz.

The maximum clock frequency is 25 MHz. Therefore, for a 96 kHz FSYNC rate, the maximum MCLK rate is 256 × f_S.

Duty cycle of 50% is required for 128x FSYNC, for 256x and 512x 50% duty cycle is not required.

9.3.1.6 Audio-Clock Error Handling

When any kind of clock error, MCLK-FSYNC or SCLK-FSYNC ratio, or clock halt is detected, the device puts all channels into the Hi-Z state. When all audio clocks are within the expected range, the device automatically returns to the state it was in. See the *Electrical Characteristics* table for timing requirements.

Figure 25. Serial Audio Timing

Figure 26. Left-Justified Audio Data Format

Figure 27. I²S Audio Data Format

Audio Data Format: TDM8 mode

Figure 28. TDM8 Audio Data Format

9.3.2 DC Blocking

Direct-current (DC) content in the audio signal can damage speakers. The data path has a high-pass filter to remove any DC from the input signal. The corner frequency is selectable from 4 Hz, 8 Hz,15 Hz, 30 Hz and several more options up to 463 Hz with bits 0 through 2 in register 0x26. The default value of –3 dB is approximately 4 Hz for 44.1 kHz or 48 kHz and approximately 8 Hz for 96 kHz sampling rates.

9.3.3 Volume Control and Gain

The output channel has a digital-volume control with a range from −100 dB to +24 dB with 0.5-dB steps. The volume control is set through I²C. The gain-ramp rate is programmable through I²C to take one step every 1, 2, 4, or 8 FSYNC cycles.

The peak output-voltage swing is also configurable in the gain control register through I²C. The four full-scale voltage settings are 7.5 V, 15 V, 21 V, and 29 V. TI recommends selecting the lowest possible for the expected PVDD operation to optimize output noise and dynamic range performance.

9.3.4 High-Frequency Pulse-Width Modulator (PWM)

The PWM converts the PCM input data into a switched signal of varying duty cycle. The PWM modulator is an advanced design with high bandwidth, low noise, low distortion, and excellent stability. The output switching rate is synchronous to the serial audio-clock input and is programmed through I²C to be between 8× and 48× the input-sample rate. The option to switch at high frequency allows the use of smaller and lower cost external filtering components. Table 2 lists the switch frequency options for bits 4 through 6 in the Miscellaneous Control 2 register (address 0x02).

Table 2. Output Switch Frequency Option

INPUT SAMPLE RATE	BIT 6:4 SETTINGS					
	000	**001**	**010 to 100**	**101**	**110**	**111**
44.1 kHz	352.8 kHz	441 kHz	RESERVED	1.68 MHz	1.94 MHz	2.12 MHz
48 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported
96 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported

9.3.5 Gate Drive

The gate driver accepts the low-voltage PWM signal and level shifts it to drive a high-current, full-bridge, power-FET stage. The device uses proprietary techniques to optimize EMI and audio performance.

The gate-driver power-supply voltage, GVDD, is internally generated and a decoupling capacitor is connected at pin 9.

The full H-bridge output stages use only NMOS transistors. Therefore, bootstrap capacitors are required for the proper operation of the high side NMOS transistors. A 1-µF ceramic capacitor of quality X7R or better, rated for at least 16 V, must be connected from each output to the corresponding bootstrap input. The bootstrap capacitors connected between the BST pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high keeping the high-side MOSFETs turned on.

9.3.6 Power FETs

The BTL output channel comprises four N-channel 90-mΩ FETs for high efficiency and maximum power transfer to the load. These FETs are designed to handle the fast switching frequency and large voltage transients during load dump.

9.3.7 Load Diagnostics

The device incorporates both DC-load and AC-load diagnostics, which are used to determine the status of the load. The DC diagnostics are turned on by default, but if a fast startup without diagnostics is required, the DC diagnostics can be bypassed through I²C. The DC diagnostics run when the output channel is directed to leave the Hi-Z state and enter the MUTE or PLAY state. The DC diagnostics can also be enabled manually. DC Diagnostics can be started from any operating condition, but if the channel is in PLAY state, then the time to complete the diagnostic is longer because the device must ramp down the audio signal of that channel before transitioning to the Hi-Z state. The DC diagnostics are available as soon as the device supplies are within the recommended operating range. The DC diagnostics do not rely on the audio input clocks to be available to function. DC Diagnostic results are reported through I²C registers.

9.3.7.1 DC Load Diagnostics

The DC load diagnostics are used to verify the load is connected. The DC diagnostics consists of four tests: short-to-power (S2P), short-to-ground (S2G), open-load (OL), and shorted-load (SL). The S2P and S2G tests trigger if the impedance to GND or a power rail is below that specified in the *Specifications* section. The diagnostic detects a short to vehicle battery, even when the supply is boosted. The SL test has an I^{2}C-configurable threshold depending on the expected load to be connected. The OL test reports if the select channel has a load impedance greater than the limits in the *Specifications* section.

Figure 29. DC Load Diagnostic Reporting Thresholds

9.3.7.2 Line Output Diagnostics

The device also includes an optional test to detect a line-output load. A line-output load is a high-impedance load that is above the open-load (OL) threshold such that the DC-load diagnostics report an OL condition. After an OL condition is detected, if the line output detection bit is also set, the channel checks if a line-output load is present as well. This test is not pop free, so if an external amplifier is connected it should be muted.

9.3.7.3 AC Load Diagnostics

The AC load diagnostic is used to determine the proper connection of a capacitively-coupled speaker or tweeter when used with a passive crossover. The AC load diagnostic is controlled through I^{2}C. The AC diagnostics requires an external input signal and reports the approximate load impedance and phase. The selected signal frequency should create current flow through the desired speaker for proper detection. The AC load-diagnostic test procedure is as follows.

9.3.7.3.1 Impedance Magnitude Measurement

For load-impedance detection, use the following test procedure:
1. Set the output channel into the Hi-Z state.
2. Set the AC_DIAGS_LOOPBACK bit (bit 7 in register 0x16) to 0.
3. Apply a full-scale input signal from the DSP for the tested channel with the desired frequency (recommended 10 kHz to 20 kHz).

NOTE

The device ramps the signal up and down automatically to prevent pops and clicks.

---

4. Set the device into the AC diagnostic mode (set bit 3 in register 0x15 to 1).
5. Read back the AC impedance (register 0x17).

When the test is complete, the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I^{2}C register.

Submit Documentation Feedback   23

Product Folder Links: *TAS6421-Q1*

The hexadecimal register value must be converted to decimal and used to calculate the impedance magnitude using Equation 1:

$$Channelx\ Impedance = \frac{Impedance\_CHx \times 2.371mV}{(Gain)(I\ mA)}\ (Ohms)$$

(1)

9.3.7.3.2 Impedance Phase Reference Measurement

The first stage to determine the AC phase is to utilize the built-in loopback mode to determine the reference value for the phase measurement. This reference nullifies any phase offset in the device and measure only the phase of the load.

For loopback delay detection, use the following test procedure:
1. Set the AC_DIAGS_LOOPBACK bit (bit 7 in register 0x16) to 1 to enable AC loopback mode.
2. Apply a 0-dBFS 19 kHz signal and enable AC load diagnostics (set bit 3 in register 0x15 to 1).
3. Read back the 16bit hexadecimal, AC_LDG_PHASE1 value. Register 0x1B holds the MSB and register 0x1C holds the LSB.
4. Set bit 3 in register 0x15 to 0.

When the test is complete, the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I²C register.

9.3.7.3.3 Impedance Phase Measurement

After performing the phase reference measurements, measure the phase of the speaker load. This is performed in the same manner as the reference measurements, except the loopback is disabled in register 0x16, bit 7.

For loopback delay detection, use the following test procedure:
1. Set the AC_DIAGS_LOOPBACK bit (bit 7 in register 0x16) to 0 to disable AC loopback mode.
2. Apply a 0-dBFS 19 kHz signal and enable AC load diagnostics by setting bit 3 in register 0x15 to 1.
3. Read back the 16-bit hexadecimal, AC_LDG_PHASE1 value. Register 0x1B holds the MSB and register 0x1C holds the LSB.
4. Read back the hexadecimal stimulus value, STI. Register 0x1D holds the MSB and register 0x1E holds the LSB.
5. Set bit 3 in register 0x15 to 0.

When the test is complete, the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I²C register.

The AC phase in degrees is calculated using Equation 2:

$$Phase\_CHx = 360(\frac{Phase\_CHx(LBK) - Phase\_CHx(LDM)}{STI\_CHx(LDM)})$$

(2)

Where:
- Phase_CHx(LBK) is the reference phase measurement. LBK stands for loopback mode
- Phase_CHx(LDM) is the phase measure of the load. LDM stands for load mode
- STI_CHx(LDM) is the stimulus value

Table 3. AC Impedance Code to Magnitude

SETTING	GAIN AT 19 kHz	I(A)	MEASUREMENT RANGE (Ω)	MAPPING FROM CODE TO MAGNITUDE (Ω/Code)
Gain = 4, I = 10 mA (recommended)	4.28	0.01	12	0.05832
Gain = 4, I = 19 mA	4.28	0.019	6	0.0307
Gain = 1, I = 10 mA (recommended)	1	0.01	48	0.2496
Gain = 1, I = 19 mA	1	0.019	24	0.1314

9.3.8 Protection and Monitoring

9.3.8.1 Overcurrent Limit (I_{LIMIT})

The overcurrent limit terminates each PWM pulse to limit the output current flow when the current limit (I_{LIMIT}) is exceeded. Power is limited, but operation continues without disruption and prevents undesired shutdown for transient music events. I_{LIMIT} is not reported as fault condition to registers or the $\overline{FAULT}$ pin but as warning condition to the $\overline{WARN}$ pin and ILIMIT Status Register (address = 0x25) [default = 0x00]. The two programmable levels can be set by bit 4 in the Miscellaneous Control 1 register (address 0x01).

9.3.8.2 Overcurrent Shutdown (I_{SD})

If the output load current reaches I_{SD}, such as an output short to GND, then a peak current limit occurs, which shuts down the channel. The time to shutdown the channel varies depending on the severity of the short condition. The channel is placed into the Hi-Z state, the fault is reported to the register, and the $\overline{FAULT}$ pin is asserted. The device remains in this state until the CLEAR FAULT bit is set in Miscellaneous Control 3 Register, 0x21 bit 7. After clearing this bit and if the diagnostics are enabled, the device automatically starts diagnostics on the channel and, if no load failure is found, the device restarts. If a load fault is found the device continues to rerun the diagnostics once per second. Because this hiccup mode uses the diagnostics, no high current is created. If the diagnostics are disabled, the device sets the state for the channel to Hi-Z and requires the MCU to take the appropriate action, setting the CLEAR FAULT bit after the fault was removed, in order to return to Play state. The two programmable levels can be set by bit 4 in the Miscellaneous Control 1 register (address 0x01).

9.3.8.3 DC Detect

This circuit checks the DC offset continuously during normal operation at the output of the amplifier. If the DC offset exceeds the threshold, the channel is placed in the Hi-Z state, the fault is reported to the I^{2}C register, and the $\overline{FAULT}$ pin is asserted. A register bit can be used to mask reporting to the $\overline{FAULT}$ pin if required.

9.3.8.4 Clip Detect

The Clip Detect is reported on the $\overline{WARN}$ pin if 100% duty-cycle PWM is reached for a minimum number of PWM cycles set by the Clip Window Register (address = 0x23). The default is 20 PWM cycles. The Clip Detect is latched and can be cleared by I^{2}C. Masking the clip reporting to the pin is possible through I^{2}C. If desired, the Clip Detect can be configured to be non-latching through I^{2}C. In non-latching mode, Clip Detect is reported when the PWM duty cycle reaches 100%, and deasserted once the PWM duty cycle falls below 100%.

9.3.8.5 Global Overtemperature Warning (OTW), Overtemperature Shutdown (OTSD)

Four overtemperature warning levels are available in the device (see the *Register Maps* section for thresholds). When the junction temperature exceeds the warning level, the $\overline{WARN}$ pin is asserted, unless the mask bit has been set to disable reporting. The device functions until the OTSD value is reached, at which point the channels are placed in the Hi-Z state and the $\overline{FAULT}$ pin is asserted. By default, the device remains shut down after the temperature drops to normal levels. This configuration can be changed in bit 3 of the Miscellaneous Control 3 Register (address = 0x21) [default = 0x00] to auto-recovery: When the junction temperature returns to normal levels, the device automatically recovers and places the channel into the state indicated by the state control register. Note that even in auto-recovery configuration the $\overline{FAULT}$ pin remains asserted until the CLEAR FAULT bit (bit 7) is set in register 0x21.

9.3.8.6 Channel Overtemperature Warning [OTW(i)] and Shutdown [OTSD(i)]

In addition to the global OTW, the output channel also has an individual overtemperature warning and shutdown. If the channel exceeds the OTW(i) threshold, the warning register bit is set as the $\overline{WARN}$ pin is asserted, unless the mask bit has been set to disable reporting. If the channel temperature exceeds the OTSD(i) threshold then the channel goes to the Hi-Z state and either remains there or auto-recovers to the state indicated by the state control register when the temperature drops below the OTW(i) threshold, depending on the setting of bit 3 of the Miscellaneous Control 3 Register (address = 0x21) [default = 0x00].

9.3.8.7 Undervoltage (UV) and Power-On-Reset (POR)

The undervoltage (UV) protection detects low voltages on the PVDD and VBAT pins. In the event of an UV condition, the $\overline{\text{FAULT}}$ pin is asserted, and the I^{2}C register is updated. A power-on reset (POR) on the VDD pin causes the I^{2}C to goes to the high-impedance (Hi-Z) state, and all registers are reset to default values. At power-on or after a POR event, the POR warning bit and $\overline{\text{WARN}}$ pin are asserted.

9.3.8.8 Overvoltage (OV) and Load Dump

The overvoltage (OV) protection detects high voltages on the PVDD pin. If the PVDD pin reaches the OV threshold, the $\overline{\text{FAULT}}$ pin is asserted and the I^{2}C register is updated. The device can withstand 40 V load-dump voltage spikes.

9.3.9 Power Supply

The device has three power supply inputs, VDD, PVDD, and VBAT, which are described as follows:

VDD   This pin is a 3.3V supply pin that provides power to the low voltage circuitry.

VBAT   This pin is a higher voltage supply that can be connected to the vehicle battery or the regulated voltage rail in a boosted system within the recommended limits. For best performance, this rail should be 10 V or higher. See the *Recommended Operating Conditions* table for the maximum supply voltage. This supply rail is used for higher voltage analog circuits but not the output FETs.

PVDD   This pin is a high-voltage supply that can either be connected to the vehicle battery or to another voltage rail in a boosted system. The PVDD pin supplies the power to the output FETs and can be within the recommended operating limits, even if that is below the VBAT supply, to allow for dynamic voltage systems.

Several on-chip regulators are included for generating the voltages necessary for the internal circuitry. The external pins are provided only for bypass capacitors to filter the supply and should not be used to power other circuits.

The device can withstand fortuitous open ground and power conditions within the absolute maximum ratings for the device. Fortuitous open ground usually occurs when a speaker wire is shorted to ground, allowing for a second ground path through the body diode in the output FETs.

9.3.9.1 Vehicle-Battery Power-Supply Sequence

The device can accept any sequence of the VBAT, PVDD and VDD supply.

9.3.9.1.1 Power-Up Sequence

In a typical system, the VBAT and PVDD supplies are both connected to the vehicle battery and power up at the same time. The VDD supply should be applied after the VBAT and PVDD supplies are within the recommended operating range.

9.3.9.1.2 Power-Down Sequence

To power-down the device, first set the $\overline{\text{STANDBY}}$ pin low for at least 15ms before removing PVDD, VBAT or VDD. After 15ms, the power supplies can be removed.

9.3.9.2 Boosted Power-Supply Sequence

In this case, the VBAT and PVDD inputs are not connected to the same supply.

When powering up, apply the VBAT supply first, the VDD supply second, and the PVDD supply last.

When powering down, first set the $\overline{\text{STANDBY}}$ pin low for at least 15ms before removing PVDD, VBAT or VDD. After 15 ms, the power supplies can be removed.

9.3.10 Hardware Control Pins

The device has four pins for control and device status: $\overline{\text{FAULT}}$, $\overline{\text{MUTE}}$, $\overline{\text{WARN}}$, and $\overline{\text{STANDBY}}$.

Product Folder Links: *TAS6421-Q1*

9.3.10.1 $\overline{\text{FAULT}}$

The $\overline{\text{FAULT}}$ pin reports faults and is active low under any of the following conditions:

- Channel faults (overcurrent or DC detection)
- Overtemperature shutdown
- Overvoltage or undervoltage conditions on the VBAT or PVDD pins
- Clock errors

For all listed faults, the $\overline{\text{FAULT}}$ pin remains asserted after the fault condition is rectified. Deassert the $\overline{\text{FAULT}}$ pin by writing the CLEAR FAULT bit (bit 7) in register 0x21. The only exception is the fault report caused by Overtemperature shutdown, for which the $\overline{\text{FAULT}}$ pin deasserts automatically when the junction temperature returns to normal levels and the device automatically recovers.

The register reports for all fault reports remain asserted until they are cleared by writing the CLEAR FAULT bit (bit 7) in register 0x21.

Register bits are available to mask fault categories from reporting to the $\overline{\text{FAULT}}$ pin. These bits only mask the setting of the pin and do not affect the register reporting or protection of the device. By default all faults are reported to the pin. See the *Register Maps* section for a description of the mask settings.

This pin is an open-drain output with an internal 100 kΩ pull-up resistor to VDD.

9.3.10.2 $\overline{\text{WARN}}$

This active-low output pin reports audio clipping, overtemperature warnings, overcurrent limit warnings and POR events.

Clipping is reported if any channel is at the maximum modulation for 20 consecutive PWM clocks (default value) which results in a 10-μs delay to report the onset of clipping. Changing the number of required consecutive PWM clocks in the Clip Window Register (address = 0x23) impacts the report delay time. The Clip Detect warning bit is sticky in latching mode and can be cleared by the CLEAR FAULT bit (bit 7) in register 0x21.

An overtemperature warning (OTW) is reported if the general temperature or the channel temperature warnings are set. The warning temperature can be set through bits 5 and 6 in register 0x01.

Register bits are available to mask either clipping, OTW or I_{LIMIT} reporting to the pin. These bits only mask the setting of the pin and do not affect the register reporting. By default clipping, I_{LIMIT} and OTW are reported.

The $\overline{\text{WARN}}$ pin is latched and can be cleared by writing the CLEAR FAULT bit (bit 7) in register 0x21.

This pin is an open-drain output with an internal 100 kΩ pull-up resistor to VDD.

9.3.10.3 $\overline{\text{MUTE}}$

This active-low input pin is used for hardware control of the mute and unmute function.

This pin has a 100 kΩ internal pull-down resistor.

9.3.10.4 $\overline{\text{STANDBY}}$

When this active-low input pin is asserted, the device goes into shutdown and current draw is limited. This pin can be used to shut down the device rapidly. The outputs are ramped down in less than 5 ms if the device is not already in the Hi-Z state.

This pin has a 100 kΩ internal pull-down resistor.

9.4 Device Functional Modes

9.4.1 Operating Modes and Faults

The operating modes and faults are listed in the following tables.

Global Faults affect the entire device while the effect and management of Channel Faults is limited to the Output Stage. Although the system effects of a Global Fault and a Channel Fault can be identical in a 1-channel device such as TAS6421-Q1, this split and naming convention was selected to remain compatible with the multi-channel TAS642x-Q1 family devices.

Table 4. Operating Modes

STATE NAME	OUTPUT FETS	OSCILLATOR	I^{2}C
STANDBY	Hi-Z	Stopped	Active
Hi-Z	Hi-Z	Active	Active
MUTE	Switching at 50%	Active	Active
PLAY	Switching with audio	Active	Active

Table 5. Global Faults and Actions

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION RESULT
POR		All	I^{2}C + $\overline{\text{WARN}}$ pin	Standby
VBAT UV	Voltage fault	Hi-Z, mute, normal	I^{2}C + $\overline{\text{FAULT}}$ pin	Hi-Z
PVDD UV				
VBAT or PVDD OV				
OTW	Thermal warning	Hi-Z, mute, normal	I^{2}C + $\overline{\text{WARN}}$ pin	None
OTSD	Thermal shutdown	Hi-Z, mute, normal	I^{2}C + $\overline{\text{FAULT}}$ pin	Hi-Z

Table 6. Channel Faults and Actions

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION TYPE
Clipping	Warning	Mute and play	I^{2}C + $\overline{\text{WARN}}$ or $\overline{\text{FAULT}}$ pin	None
Overcurrent limiting	Protection		I^{2}C + $\overline{\text{WARN}}$ pin	Current limit
Overcurrent fault	Output channel fault		I^{2}C + $\overline{\text{FAULT}}$ pin	Hi-Z
DC detect				

Product Folder Links: *TAS6421-Q1*

9.5   Programming

9.5.1   I²C Serial Communication Bus

The device communicates with the system processor through the I²C serial communication bus as an I²C slave-only device. The processor can poll the device through I²C to determine the operating status, configure settings, or run diagnostics. For a complete list and description of all I²C controls, see the *Register Maps* section.

The device includes two I²C address pins, so up to four devices can be used together in a system with no additional bus switching hardware. The I²C ADDRx pins set the slave address of the device as listed in Table 7.

**Table 7. I²C Addresses**

DESCRIPTION	I²C ADDR1	I²C ADDR0	I²C Write	I²C Read
Device 0	0	0	0xD4	0xD5
Device 1	0	1	0xD6	0xD7
Device 2	1	0	0xD8	0xD9
Device 3	1	1	0xDA	0xDB

9.5.2   I²C Bus Protocol

The device has a bidirectional serial-control interface that is compatible with the Inter IC (I²C) bus protocol and supports 100 kbps and 400 kbps data transfer rates for random and sequential write and read operations. The TAS6421-Q1 device is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The I²C bus uses two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The device holds SDA LOW during the acknowledge-clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. The number of bytes that can be transmitted between start and stop conditions is unlimited. When the last word transfers, the master generates a stop condition to release the bus.

Figure 30. Typical I²C Sequence

Figure 31. SCL and SDA Timing

Use the I²C ADDRx pins to program the device slave address. Read and write data can be transmitted using single-byte or multiple-byte data transfers.

9.5.3 Random Write

As shown in Figure 32, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I²C device address and the R/W bit. The R/W bit determines the direction of the data transfer. For a write data transfer, the R/W bit is a 0. After receiving the correct I²C device address and the R/W bit, the device responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.

Figure 32. Random Write Transfer

9.5.4 Sequential Write

A sequential data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master to the device as shown in Figure 33. After receiving each data byte, the device responds with an acknowledge bit and the I²C subaddress is automatically incremented by one.

Figure 33. Sequential Write Transfer

9.5.5 Random Read

As shown in Figure 34, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I²C device address and the R/W bit. For the data-read transfer, both a write followed by a read occur. Initially, a write occurs to transfer the address byte or bytes of the internal memory address to be read. As a result, the R/W bit is a 0. After receiving the address and the R/W bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device

transmits another start condition followed by the address and the R/W bit again. This time the R/W bit is a 1, indicating a read transfer. After receiving the address and the R/W bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.

Figure 34. Random Read Transfer

9.5.6 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the device to the master device as shown in Figure 35. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I^{2}C subaddress by one. After receiving the last data byte, the master device transmits a not-acknowledge bit followed by a stop condition to complete the transfer.

Figure 35. Sequential Read Transfer

9.6 Register Maps

Table 8. I²C Address Register Definitions

Address	Type	Register Description	Section
0x00	R/W	Mode Control	Go
0x01	R/W	Miscellaneous Control 1	Go
0x02	R/W	Miscellaneous Control 2	Go
0x03	R/W	SAP Control (Serial Audio-Port Control)	Go
0x04	R/W	Channel State Control	Go
0x05	R/W	Channel 1 Volume Control	Go
0x06	R	RESERVED	
0x07	R	RESERVED	
0x08	R	RESERVED	
0x09	R/W	DC Diagnostic Control 1	Go
0x0A	R/W	DC Diagnostic Control 2	Go
0x0B	R	RESERVED	
0x0C	R	DC Load Diagnostic Report 1	Go
0x0D	R	RESERVED	
0x0E	R	DC Load Diagnostic Report 3 - Line Output	Go
0x0F	R	Channel State Reporting	Go
0x10	R	Channel Faults (Overcurrent, DC Detection)	Go
0x11	R	Global Faults 1	Go
0x12	R	Global Faults 2	Go
0x13	R	Warnings	Go
0x14	R/W	Pin Control	Go
0x15	R/W	AC Load Diagnostic Control 1	Go
0x16	R/W	AC Load Diagnostic Control 2	Go
0x17	R	AC Load Diagnostic Report Channel 1	Go
0x18	R	RESERVED	
0x19	R	RESERVED	
0x1A	R	RESERVED	
0x1B	R	AC Load Diagnostic Phase Report High	Go
0x1C	R	AC Load Diagnostic Phase Report Low	Go
0x1D	R	AC Load Diagnostic STI Report High	Go
0x1E	R	AC Load Diagnostic STI Report Low	Go
0x1F	R	RESERVED	
0x20	R	RESERVED	
0x21	R/W	Miscellaneous Control 3	Go
0x22	R/W	Clip Control	Go
0x23	R/W	Clip Window	Go
0x24	R	Clip Warning	Go
0x25	R	ILIMIT Status	Go
0x26	R/W	Miscellaneous Control 4	Go
0x27	R	RESERVED	
0x28	R	RESERVED	

Product Folder Links: *TAS6421-Q1*

9.6.1 Mode Control Register (address = 0x00) [default = 0x00]

The Mode Control register is shown in Figure 36 and described in Table 9.

Figure 36. Mode Control Register

7	6	5	4	3	2	1	0
RESET	RESERVED			CH1 LO MODE	RESERVED		
R/W-0	R/W-0						

Table 9. Mode Control Field Descriptions

Bit	Field	Type	Reset	Description
7	RESET	R/W	0	**0: Normal operation** 1: Resets the device. Self-clearing, reads back 0.
6-4	RESERVED	R/W	000	RESERVED
3	CH1 LO MODE	R/W	0	**0: Channel 1 is in normal/speaker mode** 1: Channel 1 is in line output mode
2-0	RESERVED	R/W	000	RESERVED

9.6.2 Miscellaneous Control 1 Register (address = 0x01) [default = 0x32]

The Miscellaneous Control 1 register is shown in Figure 37 and described in Table 10.

Figure 37. Miscellaneous Control 1 Register

7	6	5	4	3	2	1	0
HPF BYPASS	OTW CONTROL		OC CONTROL	VOLUME RATE		GAIN	
R/W-0	R/W-01		R/W-1	R/W-00		R/W-10	

Table 10. Misc Control 1 Field Descriptions

Bit	Field	Type	Reset	Description
7	HPF BYPASS	R/W	0	**0: High pass filter enabled** 1: High pass filter disabled
6–5	OTW CONTROL	R/W	01	00: Global overtemperature warning set to 140°C **01: Global overtemperature warning set to 130C** 10: Global overtemperature warning set to 120°C 11: Global overtemperature warning set to 110°C
4	OC CONTROL	R/W	1	0: Overcurrent is level 1 **1: Overcurrent is level 2**
3–2	VOLUME RATE	R/W	00	**00: Volume update rate is 1 step / FSYNC** 01: Volume update rate is 1 step / 2 FSYNCs 10: Volume update rate is 1 step / 4 FSYNCs 11: Volume update rate is 1 step / 8 FSYNCs
1–0	GAIN	R/W	10	00: Gain level 1 = 7.5 V peak output voltage 01: Gain Level 2 = 15 V peak output voltage **10: Gain Level 3 = 21 V peak output voltage** 11: Gain Level 4 = 29 V peak output voltage

9.6.3 Miscellaneous Control 2 Register (address = 0x02) [default = 0x62]

The Miscellaneous Control 2 register is shown in Figure 38 and described in Table 11.

Figure 38. Miscellaneous Control 2 Register

7	6	5	4	3	2	1	0
RESERVED	PWM FREQUENCY			RESERVED	SDM_OSR	RESERVED	
R/W-110					R/W-0		

Table 11. Misc Control 2 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	RESERVED
6–4	PWM FREQUENCY	R/W	110	000: 8 × f_S (352.8 kHz / 384 kHz) 001: 10 × f_S (441 kHz / 480 kHz) 010: RESERVED 011: RESERVED 100: RESERVED 101: 38 × f_S (1.68 MHz / 1.82 MHz) **110: 44 × f_S (1.94 MHz / 2.11 MHz)** 111: 48 × f_S (2.12 MHz / not supported)
3	RESERVED	R/W	0	RESERVED
2	SDM_OSR	R/W	0	**0: 64x Oversampling rate** 1: 128x Oversampling rate
1–0	RESERVED	R/W	10	RESERVED

9.6.4 SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04]

The SAP Control (serial audio-port control) register is shown in Figure 39 and described in Table 12.

Figure 39. SAP Control Register

7	6	5	4	3	2	1	0
INPUT SAMPLING RATE		TDM SLOT SELECT			INPUT FORMAT		
R/W-00		R/W-000			R/W-100		

Table 12. SAP Control Field Descriptions

Bit	Field	Type	Reset	Description
7–6	INPUT SAMPLING RATE	R/W	00	**00: 44.1 kHz** 01: 48 kHz 10: 96 kHz 11: RESERVED
5–3	TDM SLOT SELECT	R/W	000	**000: Select slot 1 in TDM8/4 or channel 1 in I²S mode** 001: Select slot 2 in TDM8/4 or channel 2 in I²S mode 010: Select slot 3 in TDM8/4 011: Select slot 4 in TDM8/4 100: Select slot 5 in TDM8 101: Select slot 6 in TDM8 110: Select slot 7 in TDM8 111: Select slot 8 in TDM8
2–0	INPUT FORMAT	R/W	100	000: 24-bit right justified 001: 20-bit right justified 010: 18-bit right justified 011: 16-bit right justified **100: I²S (16-bit or 24-bit)** 101: Left justified (16-bit or 24-bit) 110: DSP mode (16-bit or 24-bit) 111: RESERVED

Product Folder Links: *TAS6421-Q1*

9.6.5 Channel State Control Register (address = 0x04) [default = 0x55]

The Channel State Control register is shown in Figure 40 and described in Table 13.

Figure 40. Channel State Control Register

7	6	5	4	3	2	1	0
CH1 STATE CONTROL		RESERVED					
R/W-01							

Table 13. Channel State Control Field Descriptions

Bit	Field	Type	Reset	Description
7–6	CH1 STATE CONTROL	R/W	01	00: PLAY **01: Hi-Z** 10: MUTE 11: DC load diagnostics
5–0	RESERVED	R/W	010101	RESERVED

9.6.6 Channel 1 Volume Control Register (address = 0x05) [default = 0xCF]

The Channel 1 Volume Control registers is shown in Figure 41 and described in Table 14.

Figure 41. Channel 1 Volume Control Register

7	6	5	4	3	2	1	0
CH 1 VOLUME							
R/W-11001111							

Table 14. Ch 1 Volume Control Field Descriptions

Bit	Field	Type	Reset	Description
7–0	CH 1 VOLUME	R/W	11001111	8-Bit Volume Control for the output channel, 0.5 dB/step: 0xFF: 24 dB **0xCF: 0 dB** 0x07: –100 dB < 0x07: MUTE

9.6.7 DC Load Diagnostic Control 1 Register (address = 0x09) [default = 0x00]

The DC Diagnostic Control 1 register is shown in Figure 42 and described in Table 15.

Figure 42. DC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
DC LDG ABORT	2x_RAMP	2x_SETTLE	RESERVED			LDG LO ENABLE	LDG BYPASS
R/W-0	R/W-0	R/W-0				R/W-0	R/W-0

Table 15. DC Load Diagnostics Control 1 Field Descriptions

Bit	Field	Type	Reset	Description
7	DC LDG ABORT	R/W	0	**0: Default state, clear after abort** 1: Aborts the load diagnostics in progress
6	2x_RAMP	R/W	0	**0: Normal ramp time** 1: Double ramp time
5	2x_SETTLE	R/W	0	**0: Normal Settle time** 1: Double settling time
4–2	RESERVED	R/W	000	RESERVED
1	LDG LO ENABLE	R/W	0	**0: Line output diagnostics are disabled** 1: Line output diagnostics are enabled
0	LDG BYPASS	R/W	0	**0: Automatic diagnostics when leaving Hi-Z and after channel fault** 1: Diagnostics are not run automatically

9.6.8 DC Load Diagnostic Control 2 Register (address = 0x0A) [default = 0x11]

The DC Diagnostic Control 2 register is shown in Figure 43 and described in Table 16.

Figure 43. DC Load Diagnostic Control 2 Register

7	6	5	4	3	2	1	0
CH1 DC LDG SL				RESERVED			
R/W-0001							

Table 16. DC Load Diagnostics Control 2 Field Descriptions

Bit	Field	Type	Reset	Description
7–4	CH1 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold 0000: 0.5 Ω **0001: 1 Ω** 0010: 1.5 Ω ... 1001: 5 Ω
3–0	RESERVED	R/W	0001	RESERVED

9.6.9 DC Load Diagnostic Report 1 Register (address = 0x0C) [default = 0x00]

DC Load Diagnostic Report 1 register is shown in Figure 44 and described in Table 17.

Figure 44. DC Load Diagnostic Report 1 Register

7	6	5	4	3	2	1	0
CH1 S2G	CH1 S2P	CH1 OL	CH1 SL	RESERVED			
R-0	R-0	R-0	R-0				

Table 17. DC Load Diagnostics Report 1 Field Descriptions

Bit	Field	Type	Reset	Description
7	CH1 S2G	R	0	**0: No short-to-GND detected** 1: Short-To-GND Detected
6	CH1 S2P	R	0	**0: No short-to-power detected** 1: Short-to-power detected
5	CH1 OL	R	0	**0: No open load detected** 1: Open load detected
4	CH1 SL	R	0	**0: No shorted load detected** 1: Shorted load detected
3–0	RESERVED	R	0000	RESERVED

9.6.10 DC Load Diagnostics Report 3 Line Output Register (address = 0x0E) [default = 0x00]

The DC Load Diagnostic Report, Line Output, register is shown in Figure 45 and described in Table 18.

Figure 45. DC Load Diagnostics Report 3 Line Output Register

7	6	5	4	3	2	1	0
RESERVED				CH1 LO LDG	RESERVED		
R-0							

Table 18. DC Load Diagnostics Report 3 Line Output Field Descriptions

Bit	Field	Type	Reset	Description
7–4	RESERVED	R	0000	RESERVED
3	CH1 LO LDG	R	0	**0: No line output detected on channel 1** 1: Line output detected on channel 1
2–0	RESERVED	R	000	RESERVED

9.6.11 Channel State Reporting Register (address = 0x0F) [default = 0x40]

The Channel State Reporting register is shown in Figure 46 and described in Table 19.

Figure 46. Channel State-Reporting Register

7	6	5	4	3	2	1	0
CH1 STATE REPORT		RESERVED					
R-01							

Table 19. State-Reporting Field Descriptions

Bit	Field	Type	Reset	Description
7–6	CH1 STATE REPORT	R	01	00: PLAY **01: Hi-Z** 10: MUTE 11: DC load diagnostics
5–0	RESERVED	R	000000	RESERVED

9.6.12 Channel Faults (Overcurrent, DC Detection) Register (address = 0x10) [default = 0x00]

The Channel Faults (overcurrent, DC detection) register is shown in Figure 47 and described in Table 20.

Figure 47. Channel Faults Register

7	6	5	4	3	2	1	0
CH1 OC	RESERVED			CH1 DC	RESERVED		
R-0				R-0			

Table 20. Channel Faults Field Descriptions

Bit	Field	Type	Reset	Description
7	CH1 OC	R	0	**0: No overcurrent fault detected** 1: Overcurrent fault detected
6–4	RESERVED	R	000	RESERVED
3	CH1 DC	R	0	**0: No DC fault detected** 1: DC fault detected
2–0	RESERVED	R	000	RESERVED

9.6.13 Global Faults 1 Register (address = 0x11) [default = 0x00]

The Global Faults 1 register is shown in Figure 48 and described in Table 21.

Figure 48. Global Faults 1 Register

7	6	5	4	3	2	1	0
RESERVED			INVALID CLOCK	PVDD OV	VBAT OV	PVDD UV	VBAT UV
			R-0	R-0	R-0	R-0	R-0

Table 21. Global Faults 1 Field Descriptions

Bit	Field	Type	Reset	Description
7–5	RESERVED	R	000	RESERVED
4	INVALID CLOCK	R	0	**0: No clock fault detected** 1: Clock fault detected
3	PVDD OV	R	0	**0: No PVDD overvoltage fault detected** 1: PVDD overvoltage fault detected
2	VBAT OV	R	0	**0: No VBAT overvoltage fault detected** 1: VBAT overvoltage fault detected
1	PVDD UV	R	0	**0: No PVDD undervoltage fault detected** 1: PVDD undervoltage fault detected
0	VBAT UV	R	0	**0: No VBAT undervoltage fault detected** 1: VBAT undervoltage fault detected

9.6.14 Global Faults 2 Register (address = 0x12) [default = 0x00]

The Global Faults 2 register is shown in Figure 49 and described in Table 22.

Figure 49. Global Faults 2 Register

7	6	5	4	3	2	1	0
RESERVED			OTSD	CH1 OTSD	RESERVED		
			R-0	R-0			

Table 22. Global Faults 2 Field Descriptions

Bit	Field	Type	Reset	Description
7–5	RESERVED	R	000	RESERVED
4	OTSD	R	0	**0: No global overtemperature shutdown** 1: Global overtemperature shutdown
3	CH1 OTSD	R	0	**0: No overtemperature shutdown on Ch1** 1: Overtemperature shutdown on Ch1
2–0	RESERVED	R	000	RESERVED

9.6.15 Warnings Register (address = 0x13) [default = 0x20]

The Warnings register is shown in Figure 50 and described in Table 23.

Figure 50. Warnings Register

7	6	5	4	3	2	1	0
RESERVED		VDD POR	OTW	OTW CH1	RESERVED		
		R-1	R-0	R-0			

Table 23. Warnings Field Descriptions

Bit	Field	Type	Reset	Description
7–6	RESERVED	R	00	RESERVED
5	VDD POR	R	1	0: No VDD POR has occurred **1: VDD POR occurred**
4	OTW	R	0	**0: No global overtemperature warning** 1: Global overtemperature warning
3	OTW CH1	R	0	**0: No overtemperature warning on channel 1** 1: Overtemperature warning on channel 1
2–0	RESERVED	R	000	RESERVED

9.6.16 Pin Control Register (address = 0x14) [default = 0x00]

The Pin Control register is shown in Figure 51 and described in Table 24.

Figure 51. Pin Control Register

7	6	5	4	3	2	1	0
MASK OC	MASK OTSD	MASK UV	MASK OV	MASK DC	RESERVED	MASK CLIP	MASK OTW
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	R/W-0

Table 24. Pin Control Field Descriptions

Bit	Field	Type	Reset	Description
7	MASK OC	R/W	0	**0: Report overcurrent faults on the $\overline{\text{FAULT}}$ pin** 1: Do not report overcurrent faults on the $\overline{\text{FAULT}}$ Pin
6	MASK OTSD	R/W	0	**0: Report overtemperature faults on the $\overline{\text{FAULT}}$ pin** 1: Do not report overtemperature faults on the $\overline{\text{FAULT}}$ pin
5	MASK UV	R/W	0	**0: Report undervoltage faults on the $\overline{\text{FAULT}}$ pin** 1: Do not report undervoltage faults on the $\overline{\text{FAULT}}$ pin
4	MASK OV	R/W	0	**0: Report overvoltage faults on the $\overline{\text{FAULT}}$ pin** 1: Do not report overvoltage faults on the $\overline{\text{FAULT}}$ pin
3	MASK DC	R/W	0	**0: Report DC faults on the $\overline{\text{FAULT}}$ pin** 1: Do not report DC faults on the $\overline{\text{FAULT}}$ pin
2	RESERVED	R/W	0	RESERVED
1	MASK CLIP	R/W	0	**0: Report clipping on the configured pin ($\overline{\text{WARN}}$ or $\overline{\text{FAULT}}$)** 1: Do not report clipping on the configured pin ($\overline{\text{WARN}}$ or $\overline{\text{FAULT}}$)
0	MASK OTW	R/W	0	**0: Report overtemperature warnings on the $\overline{\text{WARN}}$ pin** 1: Do not report overtemperature warnings on the $\overline{\text{WARN}}$ pin

9.6.17 AC Load Diagnostic Control 1 Register (address = 0x15) [default = 0x00]

The AC Load Diagnostic Control 1 register is shown in Figure 52 and described in Table 25.

Figure 52. AC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
CH1 GAIN	RESERVED			CH1 ENABLE	RESERVED		
R/W-0				R/W-0			

Table 25. AC Load Diagnostic Control 1 Field Descriptions

Bit	Field	Type	Reset	Description
7	CH1: GAIN	R/W	0	**0: Gain 1** 1: Gain 4
6–4	RESERVED	R/W	000	RESERVED
3	CH1 ENABLE	R/W	0	**0: AC diagnostics disabled** 1: Enable AC diagnostics
2–0	RESERVED	R/W	000	RESERVED

9.6.18 AC Load Diagnostic Control 2 Register (address = 0x16) [default = 0x00]

The AC Load Diagnostic Control 2 register is shown in Figure 53 and described in Table 26.

Figure 53. AC Load Diagnostic Control 2 Register

7	6	5	4	3	2	1	0
AC_DIAGS_LOOPBACK	RESERVED		AC TIMING	AC CURRENT		RESERVED	
R/W-0			R/W-0	R/W-0	R/W-0		

Table 26. AC Load Diagnostic Control 2 Field Descriptions

Bit	Field	Type	Reset	Description
7	AC_DIAGS_LOOPBACK	R/W	0	**0: Disable AC Diag loopback** 1: Enable AC Diag loopback
6-5	RESERVED	R/W	00	RESERVED
4	AC TIMING	R/W	0	**0: 32 Cycles** 1: 64 Cycles
3-2	AC CURRENT	R/W	00	**00: 10mA** 01: 19 mA 10: RESERVED 11: RESERVED
1-0	RESERVED	R/W	00	RESERVED

9.6.19 AC Load Diagnostic Impedance Report Ch1 Register (address = 0x17) [default = 0x00]

The AC Load Diagnostic Report Ch1 registers is shown in Figure 54 and described in Table 27.

Figure 54. AC Load Diagnostic Impedance Report Ch1 Register

7	6	5	4	3	2	1	0
CH1 IMPEDANCE							
R-00000000							

Table 27. Ch1 AC LDG Impedance Report Field Descriptions

Bit	Field	Type	Reset	Description
7–0	CH1 IMPEDANCE	R	00000000	8-bit AC-load diagnostic report for each channel with a step size of 0.2496 Ω/bit (control by register 0x15 and register 0x16) **0x00000000: 0 Ω** 0x00000001: 0.2496 Ω ... 0x11111111: 63.65 Ω

Product Folder Links: TAS6421-Q1

9.6.20 AC Load Diagnostic Phase Report High Register (address = 0x1B) [default = 0x00]

The AC Load Diagnostic Phase High value registers is shown in Figure 55 and described in Table 28.

Figure 55. AC Load Diagnostic (LDG) Phase High Report Register

7	6	5	4	3	2	1	0
AC Phase High							
R-00000000							

Table 28. AC LDG Phase High Report Field Descriptions

Bit	Field	Type	Reset	Description
7–0	AC Phase High	R	00000000	Bit 15:8

9.6.21 AC Load Diagnostic Phase Report Low Register (address = 0x1C) [default = 0x00]

The AC Load Diagnostic Phase Low value registers is shown in Figure 56 and described in Table 29.

Figure 56. AC Load Diagnostic (LDG) Phase Low Report Register

7	6	5	4	3	2	1	0
AC Phase Low							
R-00000000							

Table 29. AC LDG Phase Low Report Field Descriptions

Bit	Field	Type	Reset	Description
7–0	AC Phase Low	R	00000000	Bit 7:0

9.6.22 AC Load Diagnostic STI Report High Register (address = 0x1D) [default = 0x00]

The AC Load Diagnostic STI High value registers is shown in Figure 57 and described in Table 30.

Figure 57. AC Load Diagnostic (LDG) STI High Report Register

7	6	5	4	3	2	1	0
AC STI High							
R-00000000							

Table 30. AC LDG STI High Report Field Descriptions

Bit	Field	Type	Reset	Description
7–0	AC STI High	R	00000000	Bit 15:8

Product Folder Links: *TAS6421-Q1*

9.6.23 AC Load Diagnostic STI Report Low Register (address = 0x1E) [default = 0x00]

The AC Load Diagnostic STI Low value registers is shown in Figure 58 and described in Table 31.

Figure 58. AC Load Diagnostic (LDG) STI Low Report Register

7	6	5	4	3	2	1	0
AC STI Low							
R-00000000							

Table 31. Ch1 AC LDG STI Low Report Field Descriptions

Bit	Field	Type	Reset	Description
7–0	AC STI Low	R	00000000	Bit 7:0

9.6.24 Miscellaneous Control 3 Register (address = 0x21) [default = 0x00]

The Miscellaneous Control 3 register is shown in Figure 59 and described in Table 32.

Figure 59. Miscellaneous Control 3 Register

7	6	5	4	3	2	1	0
CLEAR FAULT	TDM SLOT SIZE	MASK ILIMIT WARNING	RESERVED	OTSD AUTO RECOVERY	RESERVED		
R/W-0	R/W-0	R/W-0		R/W-0			

Table 32. Misc Control 3 Field Descriptions

Bit	Field	Type	Reset	Description
7	CLEAR FAULT	R/W	0	**0: Normal operation** 1: Clear fault
6	TDM SLOT SIZE	R/W	0	**0: TDM slot size is 24-bit or 32-bit** 1: TDM slot size is 16-bit
5	MASK ILIMIT WARNING	R/W	0	**0: Report ILIMIT on the $\overline{\text{WARN}}$ pin** 1: Do not report ILIMIT on the $\overline{\text{WARN}}$ pin
4	RESERVED	R/W	0	RESERVED
3	OTSD AUTO RECOVERY	R/W	0	**0: OTSD is latched** 1: OTSD is auto-recovery
2–0	RESERVED	R/W	000	RESERVED

9.6.25 Clip Control Register (address = 0x22) [default = 0x01]

The Clip Detect register is shown in Figure 60 and described in Table 33. To ensure the Clip Detect Warning is operating according to the expectation, the related bit values in the Clip Window Register (address = 0x23) [default = 0x14] and Clip Warning Register must be set accordingly.

Figure 60. Clip Control Register

7	6	5	4	3	2	1	0
RESERVED					CLIP_PIN	CLIP_LATCH	CLIPDET_EN
					R/W-0	R/W-0	R/W-1

Table 33. Clip Control Field Descriptions

Bit	Field	Type	Reset	Description
7–3	RESERVED	R/W	00000	RESERVED
2	CLIP_PIN	R/W	0	**0: CH1 Clip Detect reports to $\overline{\text{WARN}}$ pin** 1: CH1 Clip Detect reports to $\overline{\text{FAULT}}$ pin

Table 33. Clip Control Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	CLIP_LATCH	R/W	0	**0: Pin latching** 1: Pin non-latching
0	CLIPDET_EN	R/W	1	0: Clip detect disable **1: Clip Detect Enable**

9.6.26 Clip Window Register (address = 0x23) [default = 0x14]

The Clip Window register is shown in Figure 61 and described in Table 34. The register value represents the minimum number of 100% duty-cycle PWM cycles in hexadecimal notation before Clip Detect is reported. A register value of 0 is not permitted. If Clip Detect is set to non-latching, the register value has no function.

Figure 61. Clip Window Register

7	6	5	4	3	2	1	0
\multicolumn{8}{c}{CLIP_WINDOW_SEL[7:1]}
\multicolumn{8}{c}{R/W-00010100}

Table 34. Clip Window Field Descriptions

Bit	Field	Type	Reset	Description
7–0	CLIP_WINDOW_SEL[7:1]	R/W	00010100	**00010100: 20 100% duty-cycle PWM cycles before Clip Detect is triggered**

9.6.27 Clip Warning Register (address = 0x24) [default = 0x00]

The Clip Window register is shown in Figure 62 and described in Table 35.

Figure 62. Clip Warning Register

7	6	5	4	3	2	1	0
\multicolumn{7}{c}{RESERVED}							CH1_CLIP
\multicolumn{8}{c}{R-0}

Table 35. Clip Warning Field Descriptions

Bit	Field	Type	Reset	Description
7–1	RESERVED	R	0000000	RESERVED
0	CH1_CLIP	R	0	**0: No Clip Detect** 1: Clip Detect

9.6.28 ILIMIT Status Register (address = 0x25) [default = 0x00]

The ILIMIT Status register is shown in Figure 63 and described in Table 36.

Figure 63. ILIMIT Status Register

7	6	5	4	3	2	1	0
\multicolumn{7}{c}{RESERVED}							CH1_ILIMIT_W ARN
\multicolumn{8}{c}{R-0}

Table 36. ILIMIT Status Field Descriptions

Bit	Field	Type	Reset	Description
7–1	RESERVED	R	0000000	RESERVED
0	CH1_ILIMIT_WARN	R	0	**0: No ILIMIT** 1: ILIMIT Warning

9.6.29 Miscellaneous Control 4 Register (address = 0x26) [default = 0x40]

The Miscellaneous Control 4 register is shown in and described in Table 37.

Figure 64. Miscellaneous Control 4 Register

7	6	5	4	3	2	1	0
RESERVED				BCLK_INV	HPF_CORNER[2:0]		
				R/W-0	R/W-000		

Table 37. Misc Control 4 Field Descriptions

Bit	Field	Type	Reset	Description
7–4	RESERVED	R/W	0100	RESERVED
3	BCLK_INV	R/W	0	**0: All other MCLK/BCLK frequency / phase use cases** 1: Inverted MCLK/BCLK phase relationship when MCLK/BCLK run at the same frequency
2–0	HPF_CORNER[2:0]	R/W	000	**000: 3.7 Hz** 001: 7.4 Hz 010: 15 Hz 011: 30 Hz 100: 59 Hz 101: 118 Hz 110: 235 Hz 111: 463 Hz

10 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TAS6421-Q1 is a mono-channel class-D digital-input audio-amplifier design for use in automotive head units and external amplifier modules. The TAS6421-Q1 incorporates the necessary functionality to perform in demanding OEM applications.

10.1.1 AM-Radio Band Avoidance

AM-radio frequency interference can be avoided by setting the switching frequency of the device above the AM band. The switching frequency options available are $38 \times f_S$, $44 \times f_S$, and $48 \times f_S$. If the switch frequency cannot be set above the AM band, then use the two options of $8 \times f_S$ and $10 \times f_S$. These options should be changed to avoid AM active channels.

10.1.2 Demodulation Filter Design

The amplifier outputs are driven by high-current LDMOS transistors in an H-bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. An LC demodulation filter is used to recover the audio signal. The filter attenuates the high-frequency components of the output signals that are out of the audio band. The design of the demodulation filter significantly affects the audio performance of the power amplifier. Therefore, to meet the system THD+N requirements, the selection of the inductors used in the output filter should be carefully considered.

10.1.3 Line Driver Applications

In many automotive audio applications, the same head unit must drive either a speaker (with several ohms of impedance) or an external amplifier input (with several kiloohms of impedance). The design is capable of supporting both applications and has special line-drive gain and diagnostics. Coupled with the high switching frequency, the device is well suited for this type of application. Set the output channel in line driver mode through I²C register 0x00, the externally connected amplifier must have a differential impedance from 600 Ω to 4.7 kΩ for the DC line diagnostic to detect the connected external amplifier. Figure 65 shows the recommended external amplifier input configuration.

Figure 65. External Amplifier Input Configuration for Line Driver

10.2 Typical Applications

10.2.1 BTL Application

Figure 66 shows the schematic of a typical mono-channel solution in a typical use case.

Figure 66. TAS6421-Q1 Typical Mono-Channel BTL Application Schematic

Typical Applications (continued)

10.2.1.1 Design Requirements

Use the following requirements for this design:
- This example is focused on the smallest solution size for 1× 25 W output power into 4 Ω with a battery supply of 14.4 V.
- The switching frequency is set above the AM-band with 44 times the input sample rate of 48 kHz which results in a frequency of 2.11 MHz.
- The selection of a 2.11 MHz switching frequency enables the use of a small output inductor value of 3.3 µH which leads to a very small solution size.

10.2.1.1.1 Communication

All communications to the TAS6421-Q1 are through the I^{2}C protocol. A system controller can communicate with the device through the SDA pins and SCL pins. The TAS6421-Q1 is an I^{2}C slave device and requires a master. The device cannot generate an I^{2}C clock or initiate a transaction. The maximum clock speed accepted by the device is 400 kHz. If multiple TAS6421-Q1 devices are on the same I^{2}C bus, the I^{2}C address must be different for each device. Up to four TAS6421-Q1 devices can be on the same I^{2}C bus.

The I^{2}C bus is shared internally.

NOTE

Complete any internal operations, such as load diagnostics, before reading the registers for the results.

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Hardware Design

Use the following procedure for the hardware design:
- Determine the input format. The input format can be either I^{2}S or TDM mode. The mode determines the correct pin connections and the I^{2}C register settings.
- Determine the power output that is required into the load. The power requirement determines the required power-supply voltage and current. The output reconstruction-filter components that are required are also driven by the output power.
- With the requirements, adjust the typical application schematic in Figure 66 for the input connections.

10.2.1.2.2 Digital Input and the Serial Audio Port

The TAS6421-Q1 device supports four different digital input formats which are: I^{2}S, Right Justified, Left Justified, and TDM mode. Depending on the format, the device can support 16, 18, 20, 24, and 32 bit data. The supported frequencies are 96 kHz, 48 kHz, and 44.1 kHz. Please see SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04] for the complete matrix to set up the serial audio port.

NOTE

Bits 3, 4, and 5 in this register are ignored in all input formats except for TDM. Setting up all the control registers to the system requirements should be done before the device is placed in Mute mode or Play mode. After the registers are setup, use bit 7 in register 0x21 to clear any faults. Then read the fault registers to make sure no faults are present. When no faults are present, use register 0x04 to place the device properly into play mode.

10.2.1.2.3 Bootstrap Capacitors

The bootstrap capacitors provide the gate-drive voltage of the upper N-channel FET. These capacitors must be sized appropriately for the system specification. A special condition can occur where the bootstrap may sag if the capacitor is not sized accordingly. The special condition is just below clipping where the PWM is slightly less than 100% duty cycle with sustained low-frequency signals. Changing the bootstrap capacitor value to 2.2 µF for driving subwoofers that require frequencies below 30 Hz may be necessary.

Typical Applications (continued)

10.2.1.2.4 Output Reconstruction Filter

The output FETs drive the amplifier outputs in an H-Bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. The amplifier outputs require a reconstruction filter that comprises a series inductor and a capacitor to ground on each output, generally called an LC filter. The LC filter attenuates the PWM frequency and reduces electromagnetic emissions, allowing the reconstructed audio signal to pass to the speakers. Refer to the *Class-D LC Filter Design Application Report* for a detailed description of proper component description and design of the LC filter based upon the specified load and frequency response. The recommended low-pass cutoff frequency of the LC filter is dependent on the selected switching frequency. The low-pass cutoff frequency can be as high as 100 kHz for a PWM frequency of 2.1 MHz. At a PWM frequency of 384 kHz the low-pass cutoff frequency should be less than 40 kHz. Certain specifications must be understood for a proper inductor. The inductance value is given at zero current, but the TAS6421-Q1 device has current. Use the inductance versus current curve for the inductor to make sure the inductance does not drop below 1 µH (for f_{SW} = 2.1 MHz) at the maximum current provided by the system design. The DCR of the inductor directly affects the output power of the system design. The lower the DCR, the more power is provided to the speakers. The typical inductor DCR for a 4 Ω system is 40 to 50 mΩ and for a 2 Ω system is 20 to 25 mΩ. Further guidance is provided in the *Inductor Selection Guide for 2.1 MHz Class-D Amplifiers*.

10.2.2 Application Curves

Figure 67. THD+N vs Power

Figure 68. Output Power vs Supply Voltage

Product Folder Links: *TAS6421-Q1*

11 Power Supply Recommendations

The TAS6421-Q1 requires three power supplies. The PVDD supply is the high-current supply in the recommended supply range. The VBAT supply is a lower current supply that must be in the recommended supply range. The PVDD and VBAT pins can be connected to the same supply if the recommended supply range for VBAT is maintained. The VDD supply is the 3.3 Vdc logic supply and must be maintained in the tolerance as shown in the *Recommended Operating Conditions* table.

For best device performance and to avoid unexpected device behavior follow the recommendations in the *Vehicle-Battery Power-Supply Sequence* section.

12 Layout

12.1 Layout Guidelines

The pinout of the TAS6421-Q1 was selected to provide flowthrough layout with all high-power connections on the right side, and all low-power signals and supply decoupling on the left side.

Figure 69 shows the area for the components in the application example (see the *Typical Applications* section).

The TAS6421-Q1 EVM uses a four-layer PCB. The copper thickness was selected as 70 μm to optimize power loss.

The small value of the output filter provides a small size and, in this case, the low height of the inductor enables double-sided mounting.

The EVM PCB shown in *Figure 69* is the basis for the layout guidelines.

12.1.1 Electrical Connection of Thermal pad and Heat Sink

For the DKQ package, the heat sink connected to the thermal pad of the device should be connected to GND. The thermal pad must not be connected to any other electrical node.

12.1.2 EMI Considerations

Automotive-level EMI performance depends on both careful integrated circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) was a major consideration in all aspects of the design. The design has minimal parasitic inductances because of the short leads on the package which reduces the EMI that results from current passing from the die to the system PCB. Each channel also operates at a different phase. The design also incorporates circuitry that optimizes output transitions that cause EMI.

For optimizing the EMI a solid ground layer plane is recommended, for a PCB design that fulfills the CISPR25 level 5 requirements, see the TAS6421-Q1 EVM layout.

12.1.3 General Guidelines

The EVM layout is optimized for low noise and EMC performance.

The TAS6421-Q1 has an exposed thermal pad that is up, away from the PCB. The layout must consider an external heat sink.

Refer to *Figure 69* for the following guidelines:
- A ground plane, *A*, on the same side as the device pins helps reduce EMI by providing a very-low loop impedance for the high-frequency switching current.
- The decoupling capacitors on PVDD, *B*, are very close to the device with the ground return close to the ground pins.
- The ground connections for the capacitors in the LC filter, *C*, have a direct path back to the device and also the ground return for each channel is the shared. This direct path allows for improved common mode EMI rejection.
- The traces from the output pins to the inductors, *D*, should have the shortest trace possible to allow for the smallest loop of large switching currents.
- Heat-sink mounting screws, *E*, should be close to the device to keep the loop short from the package to ground.

Layout Guidelines (continued)

- Many vias, *F*, stitching together the ground planes can create a shield to isolate the amplifier and power supply.

12.2 Layout Example

Figure 69. Mono Channel EVM Layout

12.3 Thermal Considerations

The thermally enhanced PowerPAD package has an exposed pad up for connection to a heat sink. The output power of any amplifier is determined by the thermal performance of the amplifier as well as limitations placed on it by the system, such as the ambient operating temperature. The heat sink absorbs heat from the TAS6421-Q1 and transfers it to the air. With proper thermal management this process can reach equilibrium and heat can be continually transferred from the device. Heat sinks can be smaller than that of classic linear amplifier design because of the excellent efficiency of class-D amplifiers. This device is intended for use with a heat sink, therefore, $R_{\theta JC}$ is used as the thermal resistance from junction to the exposed metal package. This resistance dominates the thermal management, so other thermal transfers are not considered. The thermal resistance of $R_{\theta JA}$ (junction to ambient) is required to determine the full thermal solution. The thermal resistance is comprised of the following components:

- $R_{\theta JC}$ of the TAS6421-Q1
- Thermal resistance of the thermal interface material
- Thermal resistance of the heat sink

Thermal Considerations (continued)

The thermal resistance of the thermal interface material can be determined from the manufacturer's value for the area thermal resistance (expressed in °Cmm^2/W) and the area of the exposed metal package. For example, a typical, white, thermal grease with a 0.0254 mm (0.001 inch) thick layer is approximately 4.52°C mm^2/W. The TAS6421-Q1 in the DKQ package has an exposed area of 47.6 mm^2. By dividing the area thermal resistance by the exposed metal area determines the thermal resistance for the thermal grease. The thermal resistance of the thermal grease is 0.094°C/W

Table 38 lists the modeling parameters for one device on a heat sink. The junction temperature is assumed to be 115°C while delivering and average power of 10 watts per channel into a 4 Ω load. The thermal-grease example previously described is used for the thermal interface material. Use Equation 3 to design the thermal system.

$$R_{\theta JA} = R_{\theta JC} + \text{thermal interface resistance} + \text{heat sink resistance} \tag{3}$$

Table 38. Thermal Modeling

Description	Value
Ambient Temperature	25°C
Average Power to load	10W
Power dissipation	2W
Junction Temperature	115°C
ΔT inside package	1.8°C (0.9°C/W × 2W)
ΔT through thermal interface material	0.188°C (0.094°C/W × 2W)
Required heat sink thermal resistance	44.0°C/W ([115°C – 25°C – 1.8°C – 0.188°C] / 2W)
System thermal resistance to ambient $R_{\theta JA}$	45.1°C/W

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:
- *PurePath™ Console 3* Graphical Development Suite
- *TAS6421-Q1 EVM User's Guide* (SLOU415)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

E2E Audio Amplifier Forum *TI's Engineer-to-Engineer (E2E) Community for Audio Amplifiers.* Created to foster collaboration among engineers. Ask questions and receive answers in real-time.

13.4 Trademarks

Burr-Brown, PurePath, E2E are trademarks of Texas Instruments.

13.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS6421QDKQRQ1	ACTIVE	HSSOP	DKQ	56	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TAS6421	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS6421QDKQRQ1	HSSOP	DKQ	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS6421QDKQRQ1	HSSOP	DKQ	56	1000	367.0	367.0	55.0

PowerPAD™ SSOP - 2.34 mm max height

PLASTIC SMALL OUTLINE

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4211915-3/B

TEXAS
INSTRUMENTS

PIN 1 ID AREA

10.67 / 10.03 TYP

A

1

56

54X 0.635

EXPOSED THERMAL PAD

C

SEATING PLANE

0.1 C

18.54 / 18.29 NOTE 3

8.23 / 7.32

2X 17.15

5.106 / 4.192

28

29

7.59 / 7.39 NOTE 4

B

56X 0.37 / 0.17

0.13 Ⓜ C A B

(2.29)

2.29 ± 0.05

SEE DETAIL A

0.25 / 0.13 TYP

0.25

GAGE PLANE

0° - 8°

1.02 / 0.51

2.42 / 2.24 NOTE 6

0.08 / 0.00

DETAIL A
TYPICAL

4221870/F   12/2024

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. The exposed thermal pad is designed to be attached to an external heatsink.
6. For clamped heatsink design, refer to overall package height above the seating plane as 2.33 +/- 0.09 and molded body thickness dimension.

TEXAS INSTRUMENTS
www.ti.com

DKQ0056A

PowerPAD™ HSSOP - 2.475 mm max height

56X (1.9)

SYMM

SEE DETAILS

56

1

56X (0.4)

54X (0.635)

SYMM

28

29

(R0.05) TYP

(9.5)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
AROUND

**NON SOLDER MASK
DEFINED**

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED METAL

0.05 MIN
AROUND

**SOLDER MASK
DEFINED**

SOLDER MASK DETAILS
NOT TO SCALE

4221870/F   12/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Size of metal pad may vary due to creepage requirement.

DKQ0056A

SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE:6X

4221870/F   12/2024

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER