

#### description/ordering information

These bus buffers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH125 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable ( $\overline{OE}$ ) input is high.

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Tape and reel	SN74LVTH125RGYR	LXH125	
		Tube	SN74LVTH125D	1)/71/405	
	SOIC – D	Tape and reel	SN74LVTH125DR	LVTH125	
4000 10 0500	SOP – NS	Tape and reel	SN74LVTH125NSR	LVTH125	
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH125DBR	LXH125	
		Tube	SN74LVTH125PW	1 1/1/105	
	TSSOP – PW	Tape and reel	SN74LVTH125PWR	LXH125	
	TVSOP – DGV	Tape and reel	SN74LVTH125DGVR	LXH125	
	CDIP – J	Tube	SNJ54LVTH125J	SNJ54LVTH125J	
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH125W	SNJ54LVTH125W	
	LCCC – FK	Tube	SNJ54LVTH125FK	SNJ54LVTH125FK	

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

NC - No internal connection

#### SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS SCBS703I – AUGUST 1997 – REVISED OCTOBER 2003

#### description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each buffer)									
INP	UTS	OUTPUT							
OE	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.



### SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>
Input voltage range V <sub>1</sub> (see Note 1) –0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V <sub>O</sub> (see Note 1)
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V
Current into any output in the low state, I <sub>O</sub> : SN54LVTH125
SN74LVTH125
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH125
SN74LVTH125
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package
(see Note 3): DB package
(see Note 3): DGV package
(see Note 3): NS package
(see Note 3): PW package 113°C/W
(see Note 4): RGY package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.

#### recommended operating conditions (see Note 5)

			SN54LV	TH125	SN74LV	SN74LVTH125		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2	M:	2		V	
VIL	Low-level input voltage			0.8		0.8	V	
VI	Input voltage			5.5		5.5	V	
IOH	High-level output current		6	-24		-32	mA	
IOL	Low-level output current		DU	48		64	mA	
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	80	10		10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		a 200		200		μs/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54	4LVTH12	5	SN74	LVTH12	5		
VIK VC		TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
		V <sub>CC</sub> = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2				
.,	VCC = 2.7 V,           VCC = 2.7 V to 3.6           VCC = 2.7 V,           VCC = 3 V           VCC = 3.6 V,           VCC = 3.6 V           VCC = 3.6 V,           VCC = 3.6 V,           VCC = 3.6 V,           VCC = 3.6 V,           VCC = 1.5 V to 0, VOE = 40n't care           VCC = 3.6 V,           VCC = 3.6 V,	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4				
VOH			I <sub>OH</sub> = -24 mA	2						V	
	OH V V O O O C O L V C Control inputs V C Control inputs V C Control inputs V C Control V Data inputs V V C C D D t C C V C C C V C C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C V C C C C V C C C C V C C C C V C C C C V C C C C V C C C C C C C C C C C C C C C C C C C C	VCC = 3 V	I <sub>OH</sub> = -32 mA				2				
			I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
			I <sub>OL</sub> = 16 mA			0.4			0.4		
VOL			I <sub>OL</sub> = 32 mA			0.5			0.5	V	
	VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55						
			I <sub>OL</sub> = 64 mA						0.55		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
4		$V_{I} = V_{CC} \text{ or } GND$	2				μA				
		$V_{I} = V_{CC}$		A.	1			1	•		
	Data inputs	vCC = 3.6 v	$V_{I} = 0$		1	-5			-5		
loff	-	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	ć	5				±100	μΑ	
			V <sub>I</sub> = 0.8 V	75 0	7		75				
ll(hold)	Data inputs	VCC = 3 V	V <sub>I</sub> = 2 V	-75			-75	-75		μΑ	
( )		V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	V <sub>I</sub> = 0 to 3.6 V						±500		
IOZH	•	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5			5	μA	
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5			-5	μA	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±50*			±50	μA	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±50*			±50	μA	
		$V_{CC} = 3.6 V_{c}$	Outputs high		0.12	0.19		0.12	0.19		
ICC	$l_{O} = 0,$		Outputs low		4.5	7		4.5	7	mA	
		$V_I = V_{CC} \text{ or } GND$	Outputs disabled		0.12	0.19		0.12	0.19		
∆I <sub>CC</sub> §		$V_{CC} = 3 V \text{ to } 3.6 V, \text{ On}$ Other inputs at $V_{CC}$ or				0.3			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Co		$V_0 = 3 V \text{ or } 0$			6.5			6.5		pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



## SN54LVTH125, SN74LVTH125 **3.3-V ABT QUADRUPLE BUS BUFFERS** WITH 3-STATE OUTPUTS SCBS703I – AUGUST 1997 – REVISED OCTOBER 2003

#### switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	SN54LVTH125				SN74LVTH125													
PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V									
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX									
<sup>t</sup> PLH	•	٨	•		V	1	4.2	11	4.7	1	2	3.5		4.5						
<sup>t</sup> PHL	A	Ŷ	1	4.1	44	5.1	1	2.1	3.9		4.9	ns								
<sup>t</sup> PZH	OE	V	1	4.9	2	5.6	1	2	4		5.5	20								
<sup>t</sup> PZL	OE	Ŷ	1.1	4.9		5.6	1.1	2.1	4		5.4	ns								
<sup>t</sup> PHZ	OE	V	1.5	5.3		5.9	1.5	2.3	4.5		5.7									
<sup>t</sup> PLZ		OE	Y	Ŷ	Ŷ	Ŷ	Y	Ŷ	Ŷ	Ŷ	Y	1.3	<b>2</b> 4.7		4.2	1.3	2.8	4.5		4

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



### SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH125D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH125	Samples
SN74LVTH125DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125DBRE4	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH125	Samples
SN74LVTH125DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH125	Samples
SN74LVTH125NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH125	Samples
SN74LVTH125NSRE4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH125	Samples
SN74LVTH125PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125PWE4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH125	Samples
SN74LVTH125RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LXH125	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com

## PACKAGE OPTION ADDENDUM

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH125 :

Enhanced Product : SN74LVTH125-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

www.ti.com

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH125DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LVTH125DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LVTH125DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVTH125NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVTH125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVTH125RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH125DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LVTH125DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LVTH125DR	SOIC	D	14	2500	340.5	336.1	32.0
SN74LVTH125NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LVTH125PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVTH125RGYR	VQFN	RGY	14	3000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

#### TUBE



#### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH125D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LVTH125PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74LVTH125PWE4	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74LVTH125PWG4	PW	TSSOP	14	90	530	10.2	3600	3.5

# **D0014A**



# **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **DB0014A**



# **PACKAGE OUTLINE**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



# DB0014A

# **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0014A

# **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



# **PW0014A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0014A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0014A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **RGY 14**

### 3.5 x 3.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **RGY0014A**



# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGY0014A**

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **RGY0014A**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated