

www.ti.com

SINGLE 3-INPUT POSITIVE OR-AND GATE


Check for Samples: SN74LVC1G3208-Q1

FEATURES

- Qualified for Automotive Applications
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5 ns at 3.3 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input

(V_{hys} = 250 mV Typ at 3.3 V)

- Can Be Used in Three Combinations:
 - OR-AND Gate
 - OR Gate
 - AND Gate
- Ioff Supports Partial-Power-Down Mode
 Operation



DESCRIPTION/ORDERING INFORMATION

This device is designed for 1.65-V to 5.5-V $\rm V_{\rm CC}$ operation.

The SN74LVC1G3208-Q1 is a single 3-input positive OR-AND gate. It performs the Boolean function $Y = (A + B) \cdot C$ in positive logic.

By tying one input to GND or V_{CC} , the SN74LVC1G3208-Q1 offers two more functions. When C is tied to V_{CC} , this device performs as a 2-input OR gate (Y = A + B). When A is tied to GND, the device works as a 2-input AND gate (Y = B \cdot C). This device also works as a 2-input AND gate when B is tied to GND (Y = A \cdot C).

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 85°C	SOT (SC-70) – DCK	Reel of 3000	CLVC1G3208IDCKRQ1	DGR		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	OUTPUT											
Α	В	С	Y									
н	Х	Н	Н									
Х	Н	Н	Н									
Х	Х	L	L									
L	L	Н	L									

FUNCTION TABLE⁽¹⁾


(1) X = Valid H or L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

www.ti.com





FUNCTION SELECTION TABLE

LOGIC FUNCTION	FIGURE						
2-Input AND Gate	Figure 1						
2-Input OR Gate	Figure 2						
$Y = (A + B) \cdot C$	Figure 3						

LOGIC CONFIGURATIONS




Figure 1. 2-Input AND Gate





Figure 2. 2-Input OR Gate






Figure 3. $Y = (A + B) \cdot C$



www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		· · · · ·	MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	$\begin{array}{c c} -0.5 & 6.5 \\ \hline -0.5 & 6.5 \\ \hline -0.5 & 6.5 \\ \hline -0.5 & V_{CC} + 0.5 \\ \hline -0.5 & -50 \\ \hline -50 \\ \hline \pm 50 \\ \hline \pm 100 \\ \end{array}$	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	CC Supply voltage range -0.5 6.5 Input voltage range (2) -0.5 6.5 Voltage range applied to any output in the high-impedance or power-off state (2) -0.5 6.5 Voltage range applied to any output in the high or low state (2) (3) -0.5 $V_{CC} + 0.5$ Voltage range applied to any output in the high or low state (2) (3) -0.5 $V_{CC} + 0.5$ Input clamp current $V_1 < 0$ -50 -50 Output clamp current $V_0 < 0$ -50 -50 Octinuous output current $V_0 < 0$ -50 ±50 Octinuous current through V_{CC} or GND ±100 ±100 ±100 P_A Package thermal impedance ⁽⁴⁾ DCK package 259 0	V			
Vo	Voltage range applied to any output in the high or lo	ow state ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCK package		259	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

The value of VCC is provided in the recommended operating conditions table. (3) (4)

The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

				IN AA	01111
V	Supply voltage	Operating	1.65	5.5	V
V_{CC}	Supply voltage	Data retention only	1.5		v
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V		V_{CC} = 2.3 V to 2.7 V	1.7		N/
V _{IH}	Hign-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		V
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	0.7 × V _{CC}		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
	Level and Second and the sec	V_{CC} = 2.3 V to 2.7 V		0.7	
V _{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-8	
I _{OH}	High-level output current	$V_{CC} = 3 V$		-16	mA
	 Output voltage High-level output current 				
		$V_{CC} = 4.5 V$	1.7 2 0.7 × V _{CC} 0	-32	
		V _{CC} = 1.65 V		4	
		$V_{CC} = 2.3 V$		8	
I _{OL}	Low-level output current	$V_{CC} = 3 V$		16	mA
				24	
		$V_{CC} = 4.5 V$	1.7 2 0.7 × V _{CC} 0.35 0 0.3 0 0 0 0 0 0 0 0 0 0 0 0 0	32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
$\Delta t/\Delta v$ Input transition rise or fall rate		$V_{CC} = 5 V \pm 0.5 V$		5	
T _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

4

MIN

www.ti.com

MAX UNIT



www.ti.com

SCES822-DECEMBER 2010

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾ MA	X UNIT		
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9	v		
V _{OH}	$I_{OH} = -16 \text{ mA}$	2.1/	2.4	v		
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V	0.	1		
	I _{OL} = 4 mA	1.65 V	0.4	.45		
.,	I _{OL} = 8 mA	2.3 V	0.	3 V		
V _{OL}	I _{OL} = 16 mA	- 3 V	0.			
	I _{OL} = 24 mA	3 V	0.5	0.55		
	I _{OL} = 32 mA	4.5 V	0.5	5		
A, B, or C inputs	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V	±	5 μΑ		
off	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0	±1	0 μΑ		
cc	$V_1 = 5.5 \text{ V or GND}$ $I_0 = 0$	1.65 V to 5.5 V	1	0 μΑ		
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 5.5 V	50	0 μΑ		
C _i	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	3.5	pF		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$ \begin{array}{c c} V_{CC} = 1.8 \ V & V_{CC} = 2.5 \ V & V_{CC} = 3.3 \ V \\ \pm \ 0.15 \ V & \pm \ 0.2 \ V & \pm \ 0.3 \ V \\ \end{array} $		V _{CC} = 5 V ± 0.5 V		UNIT				
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A, B, or C	Y	2.5	17.5	1.8	7.6	1.8	5.9	1.3	4.2	ns

Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	$V_{CC} = 5 V$	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	0.111
C_{pd}	Power dissipation capacitance	f = 10 MHz	15	15	16	17	pF

SN74LVC1G3208-Q1

FXAS **ISTRUMENTS**

www.ti.com

SCES822-DECEMBER 2010



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC1G3208IDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DGR	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G3208-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: SN74LVC1G3208

• Enhanced Product: SN74LVC1G3208-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC1G3208IDCKRQ1	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC1G3208IDCKRQ1	SC70	DCK	6	3000	202.0	201.0	28.0


DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing an integration of a constraint of the minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 Falls within JEDEC MO-203 variation AB.



DCK0006A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0006A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated