











**SN74LVC1G07-Q1** 

SCES826B - MARCH 2011 - REVISED OCTOBER 2019

# SN74LVC1G07-Q1 Single Buffer/Driver With Open-Drain Output

#### **Features**

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results:
  - Device temperature grade 1: -40°C to +125°C ambient operating temperature
  - 2000-V Device human-body model (HBM) ESD classification level 2
  - 1000-V Device charged-device model (CDM) ESD classification level C5
- Supports 5-V V<sub>CC</sub> operation
- Input and open-drain output accept Voltages up to 5.5 V
- Max  $t_{pd}$  of 5.7 ns at 3.3 V
- Low power consumption, 10-μA max I<sub>CC</sub>
- ±24-mA Output drive at 3.3 V
- I<sub>off</sub> Supports partial-power-down mode Operation

### **Applications**

- Automotive infotainment
- Automotive ADAS camera and fusion
- Automotive body control module AV receiver
- Automotive HEV/powertrain
- Blu-ray player and home theater
- DVD recorder and player
- Desktop or notebook PC
- Digital radio or internet radio player
- Digital video camera (DVC)
- Embedded PC
- GPS: Personal navigation device
- Mobile internet device
- Network projector front end
- Portable media player
- Pro Audio Mixer
- Smoke detector
- Solid state drive (SSD): enterprise
- High-definition (HDTV)
- Tablet: enterprise
- Audio dock: portable
- DLP front projection system
- DVR and DVS
- Digital picture frame (DPF)
- Digital still camera

### 3 Description

The SN74LVC1G07-Q1 is a single channel opendrain buffer/driver qualified for applications. This is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The output of the SN74LVC1G07-Q1 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or activehigh wired-AND functions. The maximum sink current is 32 mA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm × 1.60 mm
SN74LVC1G07-Q1	SC70 (5)	2.00 mm x 1.25 mm
	SON (6)	1.45 mm × 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Logic Diagram (Positive Logic)**





### **Table of Contents**

1	Features 1		8.1 Overview	7
-			8.2 Functional Block Diagram	
2	Applications 1		8.3 Feature Description	
3	Description 1		·	
4	Revision History 2	_	8.4 Device Functional Modes	
5	Pin Configuration and Functions 3	9	Application and Implementation	
6	Specifications		9.1 Application Information	. 8
•	6.1 Absolute Maximum Ratings		9.2 Typical Application	. 8
	3	10	Power Supply Recommendations	9
	6.2 ESD Ratings	11	Layout	
	6.3 Recommended Operating Conditions	• • •	11.1 Layout Guidelines	
	6.4 Thermal Information		•	
	6.5 Electrical Characteristics 5		11.2 Layout Example	
	6.6 Switching Characteristics 5	12	Device and Documentation Support1	
	6.7 Operating Characteristics 5		12.1 Receiving Notification of Documentation Updates	10
	6.8 Typical Characteristics 5		12.2 Community Resources	10
7	Parameter Measurement Information (Open		12.3 Trademarks	10
•	Drain)		12.4 Electrostatic Discharge Caution	10
	7.1 PMI 6		12.5 Glossary	
8		13	Mechanical, Packaging, and Orderable	
0	Detailed Description 7		Information	10
				. •

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision A (February 2017) to Revision B	Page
•	Added DRY package option to Device Information table	······································
•	Added DRY package as Product Preview device option to Pin Configuration and Functions	(
•	Added DRY package to Thermal Information table	4


### Changes from Original (March 2011) to Revision A

Page


- Added Applications, Device Information table, ESD Ratings table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.



### 5 Pin Configuration and Functions



#### DRY Package 6-Pin SON Transparent Top View



N.C. – No internal connection
See mechanical drawings for dimensions.

#### **Pin Functions**

PIN			DESCRIPTION
NAME	DBV, DCK	DRY	DESCRIPTION
N.C.	1	1, 5	Not connected
Α	2	2	Input
GND	3	3	Ground
Υ	4	4	Output
V <sub>CC</sub>	5	6	Power Pin

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	6.5	V
$V_{I}$	Input voltage (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imped	lance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)		-0.5	6.5	V
I <sub>IK</sub>	Input clamp current	/ <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	/ <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
$T_{J}$	Operating junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Product Folder Links: SN74LVC1G07-Q1

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
\/	Cumply yelfogo	Operating	1.65	5.5	V
$V_{CC}$	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V	High level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
$V_{IH}$	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7 × V <sub>CC</sub>		
V <sub>IL</sub>		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		V	
		V <sub>CC</sub> = 3 V to 3.6 V			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
$V_{I}$	Input voltage		0	5.5	V
Vo	Output voltage		0	5.5	V
		V <sub>CC</sub> = 1.65 V		4	
		$V_{CC} = 2.3 \text{ V}$		8	
$I_{OL}$	Low-level output current	V 2 V		16	mA
		V <sub>CC</sub> = 3 V		24	
		V <sub>CC</sub> = 4.5 V		32	
		V <sub>CC</sub> = 1.8 V ±0.15 V, 2.5 V ± 0.2 V		20	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

### 6.4 Thermal Information

		S	SN74LVC1G07-Q1			
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	DRY (SON)	UNIT	
		5 PINS	5 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	269.3	301.2	439	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	175.2	186.5	277	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	104.9	111.8	271	°C/W	
ΨЈΤ	Junction-to-top characterization parameter	73.4	78.3	84	°C/W	
ΨJВ	Junction-to-board characterization parameter	104.5	110.6	271	°C/W	
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report

Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT	
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V	0.1		
		I <sub>OL</sub> = 4 mA	1.65 V	0.45		
V		I <sub>OL</sub> = 8 mA	2.3 V	0.3	\/	
$V_{OL}$		I <sub>OL</sub> = 16 mA	2.1/	0.4	V	
	I <sub>OL</sub> = 24 mA		3 V	0.55	1	
		I <sub>OL</sub> = 32 mA	4.5 V	0.55		
I	A input	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	±5	μΑ	
I <sub>off</sub>		$V_I$ or $V_O = 5.5 \text{ V}$	0	±10	μА	
I <sub>CC</sub>		$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V	10	μА	
$\Delta I_{CC}$		One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V	500	μА	
Ci		$V_I = V_{CC}$ or GND	3.3 V	4	pF	
Co		$V_O = V_{CC}$ or GND	3.3 V	5	pF	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

# 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Y	2.4	9.8	1	7.0	1.5	5.7	1	4.9	ns


# 6.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

PAR	AMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
C <sub>pd</sub> Power dissip	ation capacitance	f = 10 MHz	3	3	4	6	pF

# 6.8 Typical Characteristics






Copyright © 2011–2019, Texas Instruments Incorporated

Submit Documentation Feedback




# 7 Parameter Measurement Information (Open Drain)

#### 7.1 PMI



TEST	S1
t <sub>PZL</sub> (see Notes E and F)	$V_{LOAD}$
t <sub>PLZ</sub> (see Notes E and G)	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	$V_{LOAD}$

	INPUT							
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\Delta}$	
1.8 V ± 0.15 V	V <sub>CC</sub>	≤ 2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤ 2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V	
3.3 V $\pm$ 0.3 V	3 V	≤ 2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
5 V $\pm$ 0.5 V	V <sub>CC</sub>	≤ 2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	<b>500</b> Ω	0.3 V	



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Since this device has open-drain outputs, t<sub>PLZ</sub> and t<sub>PZL</sub> are the same as t<sub>pd</sub>.
- F.  $t_{PZL}$  is measured at  $V_{M}$ .
- G.  $t_{PLZ}$  is measured at  $V_{OL} + V_{\Delta}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms

Product Folder Links: SN74LVC1G07-Q1



### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G07-Q1 device contains one open-drain buffer with a maximum sink current of 32 mA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 8.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

### 8.3 Feature Description

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- Allows down-voltage translation.
- Inputs and outputs accept voltages to 5.5 V.
- $I_{\text{off}}$  feature allows voltages on the inputs and outputs, when  $V_{\text{CC}}$  is 0 V.

# 8.4 Device Functional Modes

Table 1 lists the functional modes of SN74LVC1G07-Q1.

**Table 1. Function Table** 

INPUT A	OUTPUT Y
L	L
Н	Z

Copyright © 2011-2019, Texas Instruments Incorporated



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LVC1G07-Q1 is a high drive CMOS device that can be used to implement a high output drive buffer, such as an LED application. It can sink 32 mA of current at 4.5 V making it ideal for high drive and wired-OR/AND functions. It is good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate up/down to  $V_{\rm CC}$ .

### 9.2 Typical Application




Figure 5. Typical Application-SN74LVC1G07-Q1

### 9.2.1 Design Requirements

This device uses CMOS technology and has high-output drive. Care should be taken to avoid bus contention because it may drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads; so, routing and load conditions should be considered to prevent ringing.

## 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See  $(\Delta t/\Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are over-voltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Recommended Operating
     Conditions table at any valid V<sub>CC</sub>.

#### 2. Recommended Output Conditions

Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.

Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



### Typical Application (continued)

- Outputs should not be pulled above 5.5 V.

#### 9.2.3 Application Curve




Figure 6. Icc vs Frequency

### 10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu F$  capacitor is recommended for devices with a single supply. If there are multiple  $V_{CC}$  pins then a 0.01- $\mu F$  or 0.022- $\mu F$  capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu F$  and 1- $\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or  $V_{CC}$ , whichever is more convenient.

### 11.2 Layout Example

Copyright © 2011-2019, Texas Instruments Incorporated



Figure 7. Layout Example

Product Folder Links: SN74LVC1G07-Q1



### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G07-Q1

www.ti.com 16-Jan-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVC1G07QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33I5, CCQO)	Samples
SN74LVC1G07QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	16J	Samples
SN74LVC1G07QDCKTQ1	ACTIVE	SC70	DCK	5	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	16J	Samples
SN74LVC1G07QDRYRQ1	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# PACKAGE OPTION ADDENDUM

www.ti.com 16-Jan-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G07-Q1:

Catalog: SN74LVC1G07

● Enhanced Product: SN74LVC1G07-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 21-Jan-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G07QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G07QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G07QDCKTQ1	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G07QDRYRQ1	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1



www.ti.com 21-Jan-2024



### \*All dimensions are nominal

7 til dillioliolollo dio Hollilla								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G07QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0	
SN74LVC1G07QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0	
SN74LVC1G07QDCKTQ1	SC70	DCK	5	250	180.0	180.0	18.0	
SN74LVC1G07QDRYRQ1	SON	DRY	6	5000	189.0	185.0	36.0	





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated