





TEXAS INSTRUMENTS

SN74LVC166A SCLSA15 – MAY 2024

### SN74LVC166A 8-Bit Parallel-Load Shift Registers with Clear

#### **1** Features

- Operating range from 1.1V to 3.6V
- Over-voltage tolerant inputs support up to 5.5V independent of  $V_{CC}$
- Supports partial-power-down with back drive protection (I<sub>off</sub>)
- High push-pull output drive strength:
  - ±24mA at 3.3V
  - ±8mA at 2.3V
  - ±4mA at 1.65V
- Maximum propagation delay of 11.2ns at 3.3V supply
- Latch-up performance exceeds 100mA per JESD78

### **2** Applications


- Increase the number of inputs on a microcontroller
- Read in board revision

#### **3 Description**

The SN74LVC166A contains one 8-bit parallel-load shift register. Data is loaded synchronously using the shift or load (SH/ $\overline{LD}$ ) select and clock (CLK) inputs. The device includes a serial (SER) input to allow for daisy chaining and an asynchronous clear ( $\overline{CLR}$ ) input.

Package Information								
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM) <sup>(3)</sup>					
	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm					
SN74LVC166A	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.9mm					
	PW (TSSOP, 16)	5mm × 6.4mm	5mm × 4.4mm					

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable
- (3) The body size (length × width) is a nominal value and does not include pins.



**Functional Diagram** 




### **Table of Contents**


1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Timing Characteristics	5
5.7 Switching Characteristics	<mark>8</mark>
5.8 Noise Characteristics	9
5.9 Typical Characteristics	9
6 Parameter Measurement Information	.12
7 Detailed Description	.14
7.1 Overview	.14
7.2 Functional Block Diagram	. 14

7.3 Feature Description	14
7.4 Device Functional Modes	
8 Application and Implementation	17
8.1 Application Information	. 17
8.2 Typical Application	
8.3 Power Supply Recommendations	19
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 21
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	21
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 21



#### 4 Pin Configuration and Functions





#### Figure 4-1. BQB Package, 16-Pin WQFN (Top View)

# Figure 4-2. D or PW Package, 16-Pin SOIC or TSSOP (Top View)

#### PIN TYPE<sup>(1)</sup> DESCRIPTION NAME NO. SER 1 T Serial data input 2 А I Parallel input A В 3 L Parallel input B С 4 I Parallel input C D 5 I Parallel input D CLK INH 6 I Clock inhibit input CLK 7 Т Clock input GND G 8 Ground CLR 9 I Clock for Channel 2, rising edge triggered Е 10 0 Parallel input E F 11 I Parallel input F G I 12 Parallel input G Q<sub>H</sub> 13 I Serial output н 14 T Parallel input H SH/LD 15 I Enable shifting when input is high, enable loading data when input is low V<sub>CC</sub> 16 Ρ Positive supply The thermal pad can be connected to GND or left floating. Do not connect to any other Thermal Pad<sup>(2)</sup> signal or supply.

Table 4-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) BQB package only



#### **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>			-0.5	6.5	V
Vo	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0V			-50	mA
Ι <sub>ΟΚ</sub>	Output clamp current	V <sub>O</sub> < 0V			-50	mA
I <sub>O</sub>	Continuous output current				±50	mA
	Continuous current through $V_{CC}$ or	GND			±100	mA
TJ	Junction temperature				150	°C
T <sub>stg</sub>	Storage temperature			-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	Operating	1.1	3.6	V
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V <sub>CC</sub>	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = 1.8 V		-4		
	Lligh lovel output ourrest	V <sub>CC</sub> = 2.3 V		-8	
		V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.8 V		4	
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	mA
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
	V <sub>CC</sub> = 3 V		24	4	
Δt/Δv	Input transition rise or fall rate	Input transition rise or fall rate		10	ns/V
T <sub>A</sub>	Operating free-air temperature	9	-40	125	°C



#### **5.4 Thermal Information**

PACKAGE	PINS			THERMAL	METRIC <sup>(1)</sup>			UNIT
FACKAGE	FING	R <sub>0JA</sub>	R <sub>0JC(top)</sub>	R <sub>θJB</sub>	$\Psi_{JT}$	$\Psi_{JB}$	R <sub>0JC(bot)</sub>	
PW (TSSOP)	16	141.8	74	87.1	22.3	86.6	-	°C/W
BQB (WQFN)	16	98.8	94.3	67.6	15.4	67.6	46.2	°C/W
DYY (SOT-23-THN)	16	196.3	117.4	122.9	22.3	122.7	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### **5.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	N N	-4			
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = –100μA	1.1V to 3.6V	V <sub>CC</sub> - 0.2	V <sub>CC</sub> - 0.01		V
V <sub>OH</sub>	I <sub>OH</sub> = -4mA	1.65V	1.2			V
V <sub>OH</sub>	I <sub>OH</sub> = -8mA	2.3V	1.75			V
V <sub>OH</sub>		2.7V	2.2			V
V <sub>OH</sub>	1 <sub>0H</sub> 1211A	3V	2.4			V
V <sub>OH</sub>	I <sub>OH</sub> = -24mA	3V	2.2			V
V <sub>OL</sub>	I <sub>OL</sub> = 100μA	1.1V to 3.6V		0.01	0.2	V
V <sub>OL</sub>	I <sub>OL</sub> = 4mA	1.65V			0.45	V
V <sub>OL</sub>	I <sub>OL</sub> = 8mA	2.3V			0.7	V
V <sub>OL</sub>	I <sub>OL</sub> = 12mA	2.7V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 24mA	3V			0.55	V
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6V			±5	μA
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>CC</sub>	0V			±10	μA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } \text{GND}, I_{O} = 0$	3.6V			40	μA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6V, other inputs at V <sub>CC</sub> or GND	2.7V to 3.6V			5000	μA
CI	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V		4.9		pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3V		6.3		pF
C <sub>PD</sub>	f = 10MHz	1.8V		12		pF
C <sub>PD</sub>	f = 10MHz	2.5V		15		pF
C <sub>PD</sub>	f = 10MHz	3.3V		17		pF

#### **5.6 Timing Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	-40°C to 125°C		UNIT
			VCC	MIN	MAX	UNIT
			1.2 V ± 0.1 V		59	MHz
			1.5 V ± 0.15 V		64	MHz
F <sub>clock</sub>	Clock frequency		1.8 V ± 0.15 V		64	MHz
			2.5 V ± 0.2 V		100	MHz
			3.3 V ± 0.3 V		104	MHz
t <sub>W</sub>	Pulse duration	CLR low	1.2 V ± 0.1 V	6.9		ns
t <sub>W</sub>	Pulse duration	SH/LD low	1.2 V ± 0.1 V	6.9		ns

Copyright © 2024 Texas Instruments Incorporated

SN74LVC166A

over recommended operating free-air temperature range (unless otherwise noted)

DESCRIPTION Ise duration tup time tup time tup time tup time tup time Id time Id time Id time Id time Id time Ise duration Ise duration	CONDITION         CLK         SH/LD high before CLK↑         SER before CLK↑         CLK INH before CLK↑         Data before CLK↑         CLR inactive before CLK↑         SER data after CLK↑         Parallel data after SH/LD↓         SH/LD high after CLK↑         CLK INH high after CLK↑	$V_{CC}$ $1.2 \vee \pm 0.1 \vee$	MIN 7 16.5 10.1 1 10 10.1 10.1 0.4 1.8	MAX	UNIT ns ns ns ns ns ns
tup time tup time tup time tup time tup time ld time ld time ld time ld time ld time ld time	SH/LD high before CLK↑         SER before CLK↑         CLK INH before CLK↑         Data before CLK↑         CLR inactive before CLK↑         SER data after CLK↑         Parallel data after SH/LD↓         SH/LD high after CLK↑	$\begin{array}{c} 1.2 \ V \pm 0.1 \ V \\ 1.2 \ V \\ 1.2 \ V \ V \ V \ V \ V \ V \ V \ V \ V \ $	16.5 10.1 1 10 10.1 10.1 0.4		ns ns ns ns
tup time tup time tup time tup time ld time ld time ld time ld time ld time ld time	SER before CLK↑ CLK INH before CLK↑ Data before CLK↑ CLR inactive before CLK↑ SER data after CLK↑ Parallel data after SH/LD↓ SH/LD high after CLK↑	$1.2 V \pm 0.1 V$	10.1 1 10 10.1 0.4		ns ns ns
tup time tup time tup time ld time ld time ld time ld time ld time lse duration	CLK INH before CLK↑ Data before CLK↑ CLR inactive before CLK↑ SER data after CLK↑ Parallel data after SH/LD↓ SH/LD high after CLK↑	$1.2 V \pm 0.1 V$	1 10 10.1 0.4		ns ns
tup time tup time ld time ld time ld time ld time ld time ld time lse duration	Data before CLK↑ CLR inactive before CLK↑ SER data after CLK↑ Parallel data after SH/ID↓ SH/ID high after CLK↑	$1.2 V \pm 0.1 V$	10 10.1 0.4		ns
tup time Id time Id time Id time Id time Id time Ise duration	CLR inactive before CLK↑ SER data after CLK↑ Parallel data after SH/LD↓ SH/LD high after CLK↑	$1.2 V \pm 0.1 V$	10.1 0.4		
Id time Id time Id time Id time Id time Ise duration	SER data after CLK↑ Parallel data after SH/ID↓ SH/ID high after CLK↑	1.2 V ± 0.1 V 1.2 V ± 0.1 V	0.4		ns
Id time Id time Id time Id time Ise duration	Parallel data after SH/LD↓ SH/LD high after CLK↑	1.2 V ± 0.1 V			
ld time ld time ld time lse duration	SH/LD high after CLK↑	-	1.8		ns
ld time ld time lse duration		12V + 01V			ns
ld time Ise duration	CLK INH high after CLK↑	1.2 V 2 0.1 V	0		ns
lse duration		1.2 V ± 0.1 V	0.4		ns
	Data after CLK↑	1.2 V ± 0.1 V	1		ns
la a dumation	CLR low	1.5 V ± 0.15 V	6.9		ns
lse duration	SH/LD low	1.5 V ± 0.15 V	6.9		ns
lse duration	CLK	1.5 V ± 0.15 V	7		ns
tup time	SH/ID high before CLK↑	1.5 V ± 0.15 V	10		ns
tup time	SER before CLK↑	1.5 V ± 0.15 V	10.1		ns
tup time	CLK INH before CLK↑	1.5 V ± 0.15 V	1		ns
tup time	Data before CLK↑	1.5 V ± 0.15 V	10		ns
tup time	CLR inactive before CLK↑	1.5 V ± 0.15 V	10.1		ns
ld time	SER data after CLK↑	1.5 V ± 0.15 V	1.2		ns
ld time	Parallel data after SH/LD↓	1.5 V ± 0.15 V	1.9		ns
ld time	SH/ID high after CLK↑	1.5 V ± 0.15 V	1		ns
ld time	CLK INH high after CLK↑	1.5 V ± 0.15 V	0.6		ns
ld time	Data after CLK↑	1.5 V ± 0.15 V	1.8		ns
lse duration	CLR low	1.8 V ± 0.15 V	6.9		ns
lse duration	SH/LD low	1.8 V ± 0.15 V	6.9		ns
lse duration	CLK	1.8 V ± 0.15 V	7		ns
tup time	SH/ <u>LD</u> high before CLK↑	1.8 V ± 0.15 V	8		ns
tup time	SER before CLK↑	1.8 V ± 0.15 V	10.1		ns
tup time	CLK INH before CLK↑	1.8 V ± 0.15 V	1		ns
tup time	Data before CLK↑	1.8 V ± 0.15 V	8		ns
tup time	CLR inactive before CLK↑	1.8 V ± 0.15 V	10.1		ns
ld time	SER data after CLK↑	1.8 V ± 0.15 V	0.2		ns
ld time	Parallel data after SH/LD↓	1.8 V ± 0.15 V	0.8		ns
ld time	SH/ <u>LD</u> high after CLK↑	1.8 V ± 0.15 V	0		ns
ld time	CLK INH high after CLK↑	1.8 V ± 0.15 V	0.3		ns
ld time	, , , , , , , , , , , , , , , , , , ,		1		ns
lse duration			5.4		ns
lse duration			5.4		ns
lse duration	CLK				ns
tup time					ns
		2.5 V ± 0.2 V			
tup time	JOER DEIDIE ULNT		5.9		ns
	time time time time time time time time	A timeSH/LD high after CLK↑A timeCLK INH high after CLK↑A timeData after CLK↑A timeData after CLK↑a timeData after CLK↑a durationCLR lowa durationSH/LD lowa durationCLKap timeSH/LD high before CLK↑ap timeSER before CLK↑ap timeData before CLK↑ap timeData before CLK↑ap timeCLR inactive before CLK↑ap timeSER data after CLK↑at timeSER data after CLK↑at timeSH/LD high after CLK↑at timeCLK INH high after CLK↑at timeData after CLK↑at timeCLR lowat uneCLR lowat uneSH/LD lowat uneSH/LD lowat unationCLKat uneSH/LD lowat uneSH/LD lowat unationCLKat unationCLKat unationSH/LD high before CLK↑	A timeSH/LD high after CLK↑ $1.5 \lor \pm 0.15 \lor$ A timeCLK INH high after CLK↑ $1.5 \lor \pm 0.15 \lor$ A timeData after CLK↑ $1.5 \lor \pm 0.15 \lor$ A timeData after CLK↑ $1.5 \lor \pm 0.15 \lor$ a durationCLR low $1.8 \lor \pm 0.15 \lor$ a durationSH/LD low $1.8 \lor \pm 0.15 \lor$ a durationCLK $1.8 \lor \pm 0.15 \lor$ a durationCLK $1.8 \lor \pm 0.15 \lor$ a durationCLK $1.8 \lor \pm 0.15 \lor$ a ptimeSH/LD high before CLK↑ $1.8 \lor \pm 0.15 \lor$ a ptimeSER before CLK↑ $1.8 \lor \pm 0.15 \lor$ a ptimeData before CLK↑ $1.8 \lor \pm 0.15 \lor$ a ptimeData before CLK↑ $1.8 \lor \pm 0.15 \lor$ a ptimeData before CLK↑ $1.8 \lor \pm 0.15 \lor$ a ptimeCLR inactive before CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeSER data after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeSER data after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeSH/LD high after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeData after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeData after CLK↑ $1.8 \lor \pm 0.15 \lor$ a timeSH/LD high after CLK↑ $2.5 \lor \pm 0.2 \lor$ a durationCLR low $2.5 \lor \pm 0.2 \lor$ a durationCLK $2.5 \lor \pm 0.2 \lor$ a durationCLK $2.5 \lor \pm 0.2 \lor$ a durationCLK $2.5 \lor \pm 0.2 \lor$ a ptimeSH/LD high before CLK↑ <td< td=""><td>ItimeSH/LD high after CLK1<math>1.5 \lor \pm 0.15 \lor</math>1ItimeCLK INH high after CLK1<math>1.5 \lor \pm 0.15 \lor</math>0.6ItimeData after CLK1<math>1.5 \lor \pm 0.15 \lor</math>1.8ItimeData after CLK1<math>1.5 \lor \pm 0.15 \lor</math>1.8ItimeData after CLK1<math>1.8 \lor \pm 0.15 \lor</math>6.9ItimeSH/LD low<math>1.8 \lor \pm 0.15 \lor</math>6.9Ite durationSH/LD low<math>1.8 \lor \pm 0.15 \lor</math>6.9Ite durationCLK<math>1.8 \lor \pm 0.15 \lor</math>7Ite durationCLK<math>1.8 \lor \pm 0.15 \lor</math>7Ite durationSH/LD high before CLK1<math>1.8 \lor \pm 0.15 \lor</math>10.1Ite primeSER before CLK1<math>1.8 \lor \pm 0.15 \lor</math>10.1Ite primeData before CLK1<math>1.8 \lor \pm 0.15 \lor</math>10.1Ite primeData before CLK1<math>1.8 \lor \pm 0.15 \lor</math>10.1Ite primeCLR inactive before CLK1<math>1.8 \lor \pm 0.15 \lor</math>10.1ItimeSER data after CLK1<math>1.8 \lor \pm 0.15 \lor</math>0.2ItimeParallel data after SH/LD1<math>1.8 \lor \pm 0.15 \lor</math>0.2ItimeSH/LD high after CLK1<math>1.8 \lor \pm 0.15 \lor</math>0.3ItimeData after CLK1<td< td=""><td>A timeSH/LD high after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>1</math>A timeCLK INH high after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>0.6</math>A timeData after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>1.8</math>e durationCLR low<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationSH/LD low<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>7</math>ap timeSH/LD high before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>8</math>ap timeSER before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeCLK INH before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeCLR inactive before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeSER data after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeParallel data after SH/LD↓<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeSH/LD high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeData after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at edurationCLK INH bi</td></td<></td></td<>	ItimeSH/LD high after CLK1 $1.5 \lor \pm 0.15 \lor$ 1ItimeCLK INH high after CLK1 $1.5 \lor \pm 0.15 \lor$ 0.6ItimeData after CLK1 $1.5 \lor \pm 0.15 \lor$ 1.8ItimeData after CLK1 $1.5 \lor \pm 0.15 \lor$ 1.8ItimeData after CLK1 $1.8 \lor \pm 0.15 \lor$ 6.9ItimeSH/LD low $1.8 \lor \pm 0.15 \lor$ 6.9Ite durationSH/LD low $1.8 \lor \pm 0.15 \lor$ 6.9Ite durationCLK $1.8 \lor \pm 0.15 \lor$ 7Ite durationCLK $1.8 \lor \pm 0.15 \lor$ 7Ite durationSH/LD high before CLK1 $1.8 \lor \pm 0.15 \lor$ 10.1Ite primeSER before CLK1 $1.8 \lor \pm 0.15 \lor$ 10.1Ite primeData before CLK1 $1.8 \lor \pm 0.15 \lor$ 10.1Ite primeData before CLK1 $1.8 \lor \pm 0.15 \lor$ 10.1Ite primeCLR inactive before CLK1 $1.8 \lor \pm 0.15 \lor$ 10.1ItimeSER data after CLK1 $1.8 \lor \pm 0.15 \lor$ 0.2ItimeParallel data after SH/LD1 $1.8 \lor \pm 0.15 \lor$ 0.2ItimeSH/LD high after CLK1 $1.8 \lor \pm 0.15 \lor$ 0.3ItimeData after CLK1 <td< td=""><td>A timeSH/LD high after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>1</math>A timeCLK INH high after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>0.6</math>A timeData after CLK↑<math>1.5 \lor \pm 0.15 \lor</math><math>1.8</math>e durationCLR low<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationSH/LD low<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>6.9</math>e durationCLK<math>1.8 \lor \pm 0.15 \lor</math><math>7</math>ap timeSH/LD high before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>8</math>ap timeSER before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeCLK INH before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeCLR inactive before CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>10.1</math>ap timeSER data after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeParallel data after SH/LD↓<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeSH/LD high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.2</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeData after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at timeCLK INH high after CLK↑<math>1.8 \lor \pm 0.15 \lor</math><math>0.3</math>at edurationCLK INH bi</td></td<>	A timeSH/LD high after CLK↑ $1.5 \lor \pm 0.15 \lor$ $1$ A timeCLK INH high after CLK↑ $1.5 \lor \pm 0.15 \lor$ $0.6$ A timeData after CLK↑ $1.5 \lor \pm 0.15 \lor$ $1.8$ e durationCLR low $1.8 \lor \pm 0.15 \lor$ $6.9$ e durationSH/LD low $1.8 \lor \pm 0.15 \lor$ $6.9$ e durationCLK $1.8 \lor \pm 0.15 \lor$ $6.9$ e durationCLK $1.8 \lor \pm 0.15 \lor$ $6.9$ e durationCLK $1.8 \lor \pm 0.15 \lor$ $7$ ap timeSH/LD high before CLK↑ $1.8 \lor \pm 0.15 \lor$ $8$ ap timeSER before CLK↑ $1.8 \lor \pm 0.15 \lor$ $10.1$ ap timeCLK INH before CLK↑ $1.8 \lor \pm 0.15 \lor$ $10.1$ ap timeCLR inactive before CLK↑ $1.8 \lor \pm 0.15 \lor$ $10.1$ ap timeSER data after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.2$ at timeParallel data after SH/LD↓ $1.8 \lor \pm 0.15 \lor$ $0.2$ at timeSH/LD high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.2$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeData after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at timeCLK INH high after CLK↑ $1.8 \lor \pm 0.15 \lor$ $0.3$ at edurationCLK INH bi






#### **5.6 Timing Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V	-40°C to 1	25°C	UNIT
PARAINETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	MIN	MAX	UNIT
t <sub>su</sub>	Setup time	Data before CLK↑	2.5 V ± 0.2 V	4.5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↑	2.5 V ± 0.2 V	5.9		ns
t <sub>H</sub>	Hold time	SER data after CLK↑	2.5 V ± 0.2 V	0.5		ns
t <sub>H</sub>	Hold time	Parallel data after SH/ <del>ID</del> ↓	2.5 V ± 0.2 V	0		ns
t <sub>H</sub>	Hold time	SH/ <del>ID</del> high after CLK↑	2.5 V ± 0.2 V	0.1		ns
t <sub>H</sub>	Hold time	CLK INH high after CLK↑	2.5 V ± 0.2 V	0.3		ns
t <sub>H</sub>	Hold time	Data after CLK↑	2.5 V ± 0.2 V	1.5		ns
t <sub>W</sub>	Pulse duration	CLR low	3.3 V ± 0.3 V	4.3		ns
t <sub>W</sub>	Pulse duration	SH/LD low	3.3 V ± 0.3 V	4.3		ns
t <sub>W</sub>	Pulse duration	CLK	3.3 V ± 0.3 V	4.3		ns
t <sub>su</sub>	Setup time	SH/LD high before CLK↑	3.3 V ± 0.3 V	3.5		ns
t <sub>su</sub>	Setup time	SER before CLK↑	3.3 V ± 0.3 V	4		ns
t <sub>SU</sub>	Setup time	CLK INH before CLK↑	3.3 V ± 0.3 V	1		ns
t <sub>SU</sub>	Setup time	Data before CLK↑	3.3 V ± 0.3 V	2.9		ns
t <sub>SU</sub>	Setup time	CLR inactive before CLK↑	3.3 V ± 0.3 V	4		ns
t <sub>H</sub>	Hold time	SER data after CLK↑	3.3 V ± 0.3 V	0.5		ns
t <sub>H</sub>	Hold time	Parallel data after SH/LD↓	3.3 V ± 0.3 V	0		ns
t <sub>H</sub>	Hold time	SH/LD high after CLK↑	3.3 V ± 0.3 V	0.2		ns
t <sub>H</sub>	Hold time	CLK INH high after CLK↑	3.3 V ± 0.3 V	0.5		ns
t <sub>H</sub>	Hold time	Data after CLK↑	3.3 V ± 0.3 V	1.5		ns







#### **5.7 Switching Characteristics**

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

	FROM				-40°C to 125°C				
PARAMETER	(INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V <sub>cc</sub>	MIN	TYP MAX	UNIT		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.2V ± 0.1V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.2V ± 0.1V	1	27.6	ns		
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.2V ± 0.1V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.2V ± 0.1V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.2V ± 0.1V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.2V ± 0.1V	1	27.6	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.2V ± 0.1V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.2V ± 0.1V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.2V ± 0.1V	1	32.8	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.2V ± 0.1V	1	32.8	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.2V ± 0.1V	1	38.5	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.2V ± 0.1V	1	45.4	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.5V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.5V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.5V ± 0.15V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.5V ± 0.15V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.5V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.5V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.5V ± 0.15V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.5V ± 0.15V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.5V ± 0.15V	1	32.8	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.5V ± 0.15V	1	32.8	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.5V ± 0.15V	1	41.5	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.5V ± 0.15V	1	45.4	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.8V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.8V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.8V ± 0.15V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 15pF	1.8V ± 0.15V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.8V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.8V ± 0.15V	1	27.6	ns		
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.8V ± 0.15V	1	36.3	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 30pF	1.8V ± 0.15V	1	40.2	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.8V ± 0.15V	1	32.8	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.8V ± 0.15V	1	32.8	ns		
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.8V ± 0.15V	1	41.5	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 50pF	1.8V ± 0.15V	1	45.4	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15pF	2.5V ± 0.2V	1	16	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 15pF	2.5V ± 0.2V	1	16	ns		
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 15pF	2.5V ± 0.2V	1	21	ns		
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 15pF	2.5V ± 0.2V	1	23.8	ns		
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 30pF	2.5V ± 0.2V	1	16	ns		
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 30pF	2.5V ± 0.2V	1	16	ns		
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 30pF	2.5V ± 0.2V	1	21	ns		



#### 5.7 Switching Characteristics (continued)

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

DADAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	N	-40°0	UNIT	
PARAMETER	(INPUT)			V <sub>cc</sub>	MIN	TYP MAX	UNIT
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 30pF	2.5V ± 0.2V	1	23.8	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50pF	2.5V ± 0.2V	1	20	ns
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 50pF	2.5V ± 0.2V	1	20	ns
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 50pF	2.5V ± 0.2V	1	25	ns
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 50pF	2.5V ± 0.2V	1	27.7	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15pF	3.3V ± 0.3V	1	11.2	ns
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 15pF	3.3V ± 0.3V	1	11.2	ns
t <sub>pd</sub>	н	Q <sub>H</sub>	C <sub>L</sub> = 15pF	3.3V ± 0.3V	1	14.5	ns
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 15pF	3.3V ± 0.3V	1	16.6	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 30pF	3.3V ± 0.3V	1	11.2	ns
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 30pF	3.3V ± 0.3V	1	11.2	ns
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 30pF	3.3V ± 0.3V	1	14.5	ns
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 30pF	3.3V ± 0.3V	1	16.6	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50pF	3.3V ± 0.3V	1	14.5	ns
t <sub>pd</sub>	CLR	Q <sub>H</sub>	C <sub>L</sub> = 50pF	3.3V ± 0.3V	1	14.5	ns
t <sub>pd</sub>	Н	Q <sub>H</sub>	C <sub>L</sub> = 50pF	3.3V ± 0.3V	1	17.8	ns
t <sub>pd</sub>	SH/LD	Q <sub>H</sub>	C <sub>L</sub> = 50pF	3.3V ± 0.3V	1	19.9	ns


#### **5.8 Noise Characteristics**

#### VCC = 3.3 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	ТҮР	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	-0.8	-0.3		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	2.2	3.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.0			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

#### **5.9 Typical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise noted)




Copyright © 2024 Texas Instruments Incorporated





#### 5.9 Typical Characteristics (continued)


T<sub>A</sub> = 25°C (unless otherwise noted)





#### 5.9 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$  (unless otherwise noted)



### 6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz, Z<sub>0</sub> = 50 $\Omega$ , t<sub>t</sub>  $\leq$  2.5ns.

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured individually with one input transition per measurement.

V <sub>cc</sub>	Vt	RL	CL	ΔV
1.2V ± 0.1V	V <sub>CC</sub> /2	2kΩ	15pF	0.1V
1.5V ± 0.12V	V <sub>CC</sub> /2	2kΩ	15pF	0.1V
1.8V ± 0.15V	V <sub>CC</sub> /2	1kΩ	30pF	0.15V
2.5V ± 0.2V	V <sub>CC</sub> /2	500Ω	30pF	0.15V
2.7V	1.5V	500Ω	50pF	0.3V
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V




Figure 6-2. Voltage Waveforms, Pulse Duration

(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs





Figure 6-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ . Figure 6-4. Voltage Waveforms Propagation Delays








Figure 6-5. Voltage Waveforms, Input and Output Transition Times



Noise values measured with all other outputs simultaneously switching.

#### Figure 6-6. Voltage Waveforms, Noise



#### 7 Detailed Description

#### 7.1 Overview

The SN74LVC166A is a parallel-load 8-bit shift register with asynchronous clear ( $\overline{\text{CLR}}$ ). This parallel-in or serial-in, serial-out shift register features gated clock (CLK, CLK INH) inputs and an overriding clear ( $\overline{\text{CLR}}$ ) input. The parallel-in or serial-in modes are established by the mode select (SH/ $\overline{\text{LD}}$ ) input. When high, SH/ $\overline{\text{LD}}$  enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (A through H) data inputs are enabled, and synchronous loading occurs on the next clock pulse.

During parallel loading, serial data flow is inhibited. Clocking is accomplished on the rising edge of CLK or CLK INH, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. CLK INH should be changed to the high level only when CLK is high.

CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.

#### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for SN74LVC166A

#### 7.3 Feature Description

#### 7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.



#### 7.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

#### 7.3.3 Partial Power Down (Ioff)

This device includes circuitry to disable all outputs when the supply pin is held at 0V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I<sub>off</sub> specification in the *Electrical Characteristics* table.

#### 7.3.4 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10k\Omega$  resistor, however, is recommended and will typically meet all requirements.

#### 7.3.5 Clamp Diode Structure

Figure 7-2 shows the inputs and outputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output



#### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LVC166A.

#### Table 7-1. Operating Mode Table

	INPUTS <sup>(1)</sup>								
SH/LD	CLK	CLK INH	FUNCTION						
L	Х	Х	Parallel load <sup>(2)</sup>						
н	Н	Х	No change						
Н	Х	Н	No change						
Н	L	↑	Shift <sup>(3)</sup>						
Н	1	L	Shift <sup>(3)</sup>						

- H = High voltage level, L = Low voltage level, X = Don't care, ↑ = Low to high transition
- (2) Parallel load : Values at inputs A through H are loaded to respective internal registers synchronously with the clock.
- (3) Shift : Content of each internal register shifts towards serial output Q<sub>H</sub> synchronously with the clock. Data at SER is shifted into the first register.

		-		
Table	7-2.	Output	Function	Table

INTERNAL RE	OUTPUTS <sup>(3)</sup>			
A — G	Н	Q		
Х	L	L		
Х	Н	Н		

Internal registers refer to the shift registers inside the device. These values are set by loading data from the parallel or serial inputs.

- (2) H = High voltage level, L = Low voltage level, X = Don't care
- (3) H = Driving high, L = Driving low



#### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

In this application, the SN74LVC166A is used to increase the number of inputs on a microcontroller. Unlike other I/O expanders, the SN74LVC166A does not need a communication interface for control. It can be easily operated with simple GPIO pins.

At power-up, the initial states of the internal shift registers are unknown. To give them a defined state of zero, the device can be cleared by applying a low signal to the clear ( $\overline{CLR}$ ) input. Alternatively, data can be loaded in directly by switching to load mode (SH/ $\overline{LD}$  = low), then pulsing the clock (CLK) input once.

#### 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC166A plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC166A plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

Copyright © 2024 Texas Instruments Incorporated



The SN74LVC166A can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC166A can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.* 

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC166A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k $\Omega$  resistor value is often used due to these factors.

The SN74LVC166A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.



- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74LVC166A to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V<sub>CC</sub> / I<sub>O(max)</sub>)Ω. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 8.2.3 Application Curves




Figure 8-2. Application Timing Diagram

#### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions*.

During startup, the power supply should ramp within the provided power-up ramp rate range in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For the SN74LVC166A, a  $0.1\mu$ F bypass capacitor is recommended. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of  $0.1\mu$ F and  $1\mu$ F are commonly used in parallel.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



#### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LVC166A



#### **9** Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **10 Revision History**

DATE	REVISON	NOTES				
May 2024	*	Initial Release				

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC166ABQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC166A	Samples
SN74LVC166APWR	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LVC166	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM


22-Aug-2024



www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC166ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LVC166APWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

26-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC166ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LVC166APWR	TSSOP	PW	16	3000	353.0	353.0	32.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### **PW0016A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0016A

### **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0016A

### **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### **BQB 16**


## **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






### **BQB0016A**

### **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




### **BQB0016A**

### **EXAMPLE BOARD LAYOUT**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




### **BQB0016A**

### **EXAMPLE STENCIL DESIGN**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated