







Texas Instruments

SN74LV4066A SCLS427J – APRIL 1999 – REVISED FEBRUARY 2024

SN74LV4066A Quadruple Bilateral Analog Switches

1 Features

- 1.65V to 5.5V V_{CC} operation
- Support mixed-mode voltage operation on all ports
- High on-off output-voltage ratio
- Low crosstalk between switches
- Individual switch controls
- · Extremely low input current
- ESD protection exceeds JESD 22:
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 750-V Charged-Device Model (C101)

2 Applications

- Telecommunications
- eCall
- Infotainment

3 Description

This quadruple silicon-gate CMOS analog switch is designed for 1.65V to 5.5V $\rm V_{\rm CC}$ operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾		
	D (SOIC, 14)	8.65mm × 6mm		
SN74LV4066A	PW (TSSOP, 14)	5mm × 6.4mm		
	RGY (QFN, 14)	3.5mm × 3.5mm		

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



One of Four Switches

Logic Diagram (Positive Logic)




Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Thermal Information: SN74LV4066A	4
5.4 Recommended Operating Conditions	<mark>5</mark>
5.5 Electrical Characteristics (LV)	<mark>5</mark>
5.6 Timing Characteristics V _{CC} = 2.5V ± 0.2V	7
5.7 Timing Characteristics V _{CC} = 3.3V ± 0.3V	7
5.8 Timing Characteristics V _{CC} = 5V ± 0.5V	
5.9 AC Characteristics	

6 Parameter Measurement Information	10
7 Detailed Description	14
7.1 Functional Block Diagram	14
7.2 Device Functional Modes	14
8 Device and Documentation Support	15
8.1 Receiving Notification of Documentation Updates	15
8.2 Support Resources	15
8.3 Trademarks	15
8.4 Electrostatic Discharge Caution	15
8.5 Glossary	15
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	15



4 Pin Configuration and Functions








Figure 4-2. RGY Package, 14- Pin QFN (Top View)

P	IN		DESCRIPTION			
NAME	NO.		DESCRIPTION			
1A	1	I/O	Input/Output to switch channel 1			
1B	2	I/O	Input/Output to switch channel 1			
2B	3	I/O	Input/Output to switch channel 2			
2A	4	I/O	Input/Output to switch channel 2			
2C	5	I	Control line for channel 2. Switch is ON when control pin is high.			
3C	6	1	Control line for channel 3. Switch is ON when control pin is high.			
GND	7	_	Ground (0V) reference			
3A	8	I/O	Input/Output to switch channel 3			
3В	9	I/O	Input/Output to switch channel 3			
4B	10	I/O	Input/Output to switch channel 4			
4A	11	I/O	Input/Output to switch channel 4			
4C	12	1	Control line for channel 4. Switch is ON when control pin is high.			
1C	13	I	Control line for channel 1. Switch is ON when control pin is high.			
V _{cc}	14	_	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1μ F to 10μ F between VDD and GND.			
Thermal pad		_	It is recommended to tie the pad to GND for the best performance.			

Table 4-1. Pin Functions

(1) Signal types: I = input, O = output, I/O = input or output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (3)}

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7.0	V
VI	Logic input voltage range			7.0	V
V _{IO}	Switch I/O voltage range ^{(2) (3)}		-0.5	V _{CC} + 0.5	V
I _{IK}	Logic input clamp current	V ₁ < 0	-20		mA
I _{IOK}	Switch path diode clamp current	V_{IO} < 0 or V_{IO} > V_{CC}	-50	50	mA
I _T	Switch continuous current	$V_{IO} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} c	r GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(3) This value is limited to 5.5V maximum

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
V (ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information: SN74LV4066A

THERMAL METRIC ⁽¹⁾					
		D (SOIC)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	128.8	150.6	91.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	81.8	78.2	91.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	84.2	93.7	66.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	39.5	24.6	20.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.7	93.1	66.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	50.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
		V _{CC} = 2V	1.5	5.5	
V _{IH}	High-level input voltage,	V _{CC} = 2.3V to 2.7V	V _{CC} x 0.7	5.5	V
	logic control inputs	V _{CC} = 3V to 3.6V	V _{CC} x 0.7	5.5	v
		V _{CC} = 4.5V to 5.5V	V _{CC} x 0.7	5.5 5.5 5.5	
		V _{CC} = 2V	0	0.5	
	Low-level input voltage, logic control inputs	V _{CC} = 2.3V to 2.7V	0	V _{CC} x 0.3	V
V _{IL} VI VIO		V _{CC} = 3V to 3.6V	0	V _{CC} x 0.3	v
		V _{CC} = 4.5V to 5.5V	0	V _{CC} x 0.3	
VI	Logic control input voltage		0	5.5	V
V _{IO}	Switch input or output voltage		0	V _{CC}	V
		V _{CC} = 2.3V to 2.7V		200	
Δt/ΔV	Logic input transition rise or fall rate	V _{CC} = 3V to 3.6V		100	ns/V
		V _{CC} = 4.5V to 5.5V		20	
T _A	Ambient temperature		-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.5 Electrical Characteristics (LV)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	T _A	V _{cc}	MIN	ТҮР	MAX	UNIT
			25°C			60	150	
			–40°C to 85°C	1.65V			225	
			–40°C to 125°C				225	Ω
			25°C			38	180	12
		1 00 - 7	–40°C to 85°C	2.3V			225	
-	ON-state switch		–40°C to 125°C				225	
r _{ON}	resistance		25°C			29	150	
			–40°C to 85°C	3V			190	Ω
			–40°C to 125°C				190	
			25°C			21	75	
			–40°C to 85°C	4.5V			100	Ω
			–40°C to 125°C				100	



5.5 Electrical Characteristics (LV) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
			25°C			130	600	
			-40°C to 85°C	1.65V			700	
			-40°C to 125°C				700	0
			25°C			143	500	Ω
			–40°C to 85°C	2.3V			600	
	Peak ON-state	I _T = 2mA,	-40°C to 125°C				600	
r _{ON(p)}	resistance	$V_I = GND$ to V_{CC} , $V_{INH} = V_{IL}$	25°C			57	180	
			-40°C to 85°C	3V			225	Ω
			-40°C to 125°C				225	
			25°C			31	100	
			-40°C to 85°C	4.5V			125	Ω
			-40°C to 125°C				125	
			25°C			2.5		
			-40°C to 85°C	1.65V		3		
			-40°C to 125°C			3		
			25°C	2.3V		3	30	Ω
			_40°C to 85°C	2.3V			40	
	Difference in ON-	I _T = 2mA,	-40°C to 125°C	2.3V			40	
∆r _{ON}	state resistance	$V_{I} = GND$ to V_{CC} ,	25°C			3	20	
	between switches	V _{INH} = V _{IL}	-40°C to 85°C				30	Ω
			-40°C to 125°C				30	32
			25°C			2	15	
			-40°C to 85°C	4.5V		<u> </u>	20	Ω
			-40°C to 125°C				20	32
			25°C				0.1	
I _{IH}	Control input current	$V_{\rm c} = 5.5 V_{\rm c} \text{ or } \text{CND}$	-40°C to 85°C	0 to 5.5V			1	
IIL		V _I = 5.5V or GND	-40°C to 125°C	0 10 5.50			1	μA
		V = V and $V =$	25°C				1	
		$V_1 = V_{CC}$ and $V_0 = GND$,					±0.1	
I _{S(off)}	OFF-state switch	or $V_I = GND$ and $V_O =$	–40°C to 85°C	5.5V			±1	μA
3(01)	leakage current	V _{CC} , V _{INH} = V _{IH} (see Figure 6-2)	–40°C to 125°C				±1	I
		$V_{I} = V_{CC}$ or GND,	25°C				±0.1	
I _{S(on)}	ON-state switch leakage current	$V_{INH} = V_{IL}$	–40°C to 85°C	5.5V			±1	μA
		(see Figure 6-3)	–40°C to 125°C				±1	
			25°C			0.01		
I _{CC}	Supply current	$V_{I} = V_{CC}$ or GND	–40°C to 85°C	5.5V			20	μA
		V _{INH} = 0V	-40°C to 125°C				20	
C _{IC}	Control input capacitance	f = 10MHz	25°C	3.3V		4		pF
C _{IS}	Switch terminal capacitance	f = 10MHz	25°C	3.3V		5.5		pF
C _{OS(on)}	Common terminal ON-capacitance	f = 10MHz	25°C	3.3V		5.5		pF
C _F	Feedthrough capacitance	f = 10MHz	25°C	3.3V		0.5		pF



5.5 Electrical Characteristics (LV) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
C _{PD}	Power dissipation capacitance	C _L = 50pF, f = 10MHz	25°C	3.3V		4.5		pF

5.6 Timing Characteristics V_{CC} = 2.5V ± 0.2V

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 2V \pm 0.2V$ (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
				0 15 5	25°C		1.2	10	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	–40°C to 85°C			16	ns
*FIL	actual and a			(000 1 igui 0 0 i)	–40°C to 125°C			18	
				25°C		3.3	15		
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	–40°C to 85°C			20	ns
PZL					–40°C to 125°C			20	
				25°C		6	15		
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn $C_L = 15pF$ (see Figure 6-5)	–40°C to 85°C			23	ns	
PLZ			(000 1 iguio 0 0)	–40°C to 125°C			23		
					25°C		2.6	12	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF (see Figure 6-4)	-40°C to 85°C			18	ns
PHL				(cooriguio o r)	–40°C to 125°C			18	
					25°C		4.2	25	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF (see Figure 6-5)	-40°C to 85°C			32	ns
•PZL	unio			(see Figure 0-5)	–40°C to 125°C			32	
					25°C		9.6	25	
t _{PHZ}	Disable delay time	INH	COM or Yn $C_L = 50 pF$	C _L = 50pF (see Figure 6-5)	-40°C to 85°C			32	ns
t _{PLZ}					–40°C to 125°C			32	

5.7 Timing Characteristics V_{CC} = $3.3V \pm 0.3V$

over recommended operating free-air temperature range (unless otherwise noted) V_{cc} = 3.3V ± 0.3V (unless otherwise noted)

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		0.8	6	ns
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	-40°C to 85°C			10	
PHL				(000 1 igure e 1)	–40°C to 125°C			10	
					25°C		2.3	11	
t _{PZH} Enable t _{PZL} time	Enable delay	ay INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			15	ns
					–40°C to 125°C			15	
			COM or Yn	C _L = 15pF (see Figure 6-5)	25°C		4.5	11	5 ns
t _{PHZ} t _{PLZ}	Disable delay time	INH			-40°C to 85°C			15	
PLZ				(000 - 1920 - 0 - 0)	–40°C to 125°C			15	
					25°C		1.5	9	
t _{PLH} t _{PHL}	Propagation delay time		Yn or COM	C _L = 50pF (see Figure 6-4)	-40°C to 85°C			12	-
ΨΠL					–40°C to 125°C			12	

5.7 Timing Characteristics V_{CC} = 3.3V ± 0.3V (continued)

over recommended operating free-air temperature range (unless otherwise noted)

 V_{cc} = 3.3V ± 0.3V (unless otherwise noted)

P/	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		8	18	
t _{PZH} Enable delay t _{PZL} time	INH	COM or Yn	C _L = 50pF (see Figure 6-5)	–40°C to 85°C			22	ns	
				(,	–40°C to 125°C			22	
			COM or Yn		25°C		7.2	18	
t _{PHZ} t _{PLZ}		INH		C _L = 50pF (see Figure 6-5)	–40°C to 85°C			22	ns
-FLZ					–40°C to 125°C			22	

5.8 Timing Characteristics $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 5V \pm 0.5V$ (unless otherwise noted)

1	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
	_				25°C		0.6	4	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	-40°C to 85°C			7	ns
PHL				(coorigate or)	-40°C to 125°C			7	
					25°C		3.5	8	
t _{PZH} Enable delay t _{PZL} time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			10	ns	
•PZL				(000 1 iguro 0 0)	-40°C to 125°C			11	1
	D				25°C		4.4	8	ns
	Disable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			10	
	unio				-40°C to 125°C			10	
			Yn or COM	C _L = 50pF (see Figure 6-4)	25°C		0.8	6	6 8 ns 8
t _{PLH} t _{PHL}	Propagation delay time				-40°C to 85°C			8	
PHL					-40°C to 125°C			8	
					25°C		7	13	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF (see Figure 6-5)	-40°C to 85°C			16	ns
ΨZL	unio				-40°C to 125°C			16	
					25°C		6.2	13	
t _{PHZ}	Disable delay time	delay INH	COM or Yn	C _L = 50pF (see Figure 6-5)	-40°C to 85°C			16	-
t _{PLZ}	unic			(See Figure 0-0)	-40°C to 125°C			16	

5.9 AC Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	IONS	MIN	TYP	MAX	UNIT
		Yn or COM		C _L = 50pF, R _L =	V _{CC} = 2.3V		60		
Frequency	COM or Yn			50Ω, F _{in} = 1MHz (sine	V _{CC} = 3V	75			
response (switch on)			4000	wave) (see Figure 6-6) (1)			100		MHz
Charge Injection					V _{CC} = 2.3V		15		
control input to	INH	COM or Yn	ALL	F _{in} = 1MHz (sine wave)	$V_{CC} = 3V$		20		mV
signal output)				/	V _{CC} = 4.5V		50		



5.9 AC Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	IONS	ΜΙΝ ΤΥ	P MAX	UNIT
		Yn or COM		C_L = 50pF, R _L = 50 Ω , F _{in} = 1MHz (sine	V _{CC} = 2.3V	_4	10	
Feedthrough	COM or Yn				V _{CC} = 3V		10	
attenuation (switch off)			ALL	wave) (see Figure 6-8(2)	V _{CC} = 4.5V	-4	10	dB
				C _L = 50pF, R _L =	V _{CC} = 2.3V	_4	15	
Crosstalk	COM or Yn	Yn or COM	ALL	50Ω, F _{in} = 1MHz (sine	V _{CC} = 3V		15	
(between any switches)				wave) (see Figure 6-9(2)	V _{CC} = 4.5V	_4	15	dB
				C _L = 50pF, R _L =	$V_{I} = 2V_{p-p}$ $V_{CC} = 2.3V$	0	.1	
Sine-wave distortion	COM or Yn	Yn or COM	ALL	10kΩ, F _{in} = 1kHz (sine wave)	$V_{I} = 2.5V_{p-p}$ $V_{CC} = 3V$	0	.1	%
				(see Figure 6-10)	$V_{I} = 4V_{p-p}$ $V_{CC} = 4.5V$	0	.1	

6 Parameter Measurement Information






Figure 6-1. ON-State Resistance Test Circuit








 $V_I = V_{CC}$ or GND






VOLTAGE WAVEFORMS

Figure 6-4. Propagation Delay Time, Signal Input to Signal Output





VOLTAGE WAVEFORMS

Figure 6-5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output




Figure 6-6. Frequency Response (Switch ON)






Figure 6-7. Crosstalk Between Any Two Switches




Figure 6-8. Crosstalk (Control Input – Switch Output)




Figure 6-9. Feed-Through Attenuation (Switch OFF)







Figure 6-10. Sine-Wave Distortion

7 Detailed Description

7.1 Functional Block Diagram



One of Four Switches



7.2 Device Functional Modes

Table 7-1. Function Table

Input Control (C)	Switch
L	OFF
н	ON



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (April 2006) to Revision J (February 2024)

- Removed the SN54LV4066A information from the data sheet......1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Page



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)	0 11 71	40.4.05		
SN74LV4066AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	LV4066A	
SN74LV4066ADBR	NRND	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	
SN74LV4066ADGVR	NRND	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	
SN74LV4066ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4066A	Samples
SN74LV4066AN	NRND	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4066AN	
SN74LV4066ANSR	NRND	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4066A	
SN74LV4066APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	LW066A	
SN74LV4066APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW066A	Samples
SN74LV4066APWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	LW066A	
SN74LV4066ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LW066A	Samples
SN74LV4066ARGYRG4	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW066A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4066ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4066ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4066ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV4066ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV4066ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4066APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4066APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4066ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



		,					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4066ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV4066ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV4066ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV4066ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV4066ANSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LV4066APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV4066APWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74LV4066ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



RGY 14


3.5 x 3.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RGY0014A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGY0014A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RGY0014A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DB0014A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0014A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0014A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated