

## SNx4LV221A Dual Monostable Multivibrators with Schmitt-trigger Inputs

### 1 Features


- 2V to 5.5V V<sub>CC</sub> operation •
- Max t<sub>pd</sub> of 11ns at 5V
- Support mixed-mode voltage operation on all ports Schmitt-trigger circuitry on  $\overline{A}$ , B, and  $\overline{CLR}$  inputs for slow input transition rates
- Overriding clear terminates output pulse •
- Glitch-free power-up reset on outputs •
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD ٠ 78, class II

### 2 Description

The 'LV221A devices are dual multivibrators designed for 2V to 5.5V  $V_{CC}$  operation. Each multivibrator has a negative-transition-triggered  $(\overline{A})$  input and a positivetransition-triggered (B) input, either of which can be used as an inhibit input.

Package Information								
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>					
	DB (SSOP, 16)	6.2mm × 7.8mm	6.2mm × 5.3mm					
	DGV (TVSOP, 16)	3.6mm × 6.4mm	3.6mm × 4.4mm					
SN74LV221A	PW (TSSOP, 16)	5.00mm × 6.4mm	5.00mm × 4.40mm					
	NS (SOP, 16)	10.2mm × 7.8mm	10.3mm × 5.30mm					
	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.90mm					

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3)The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Multivibrator (Positive Logic)






## **Table of Contents**

1 Features 2 Description	1
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	4
4.4 Thermal Information	5
4.5 Electrical Characteristics	5
4.6 Timing Requirements, V <sub>CC</sub> = 2.5V ± 0.2V	<mark>6</mark>
4.7 Timing Requirements, V <sub>CC</sub> = 3.3V ± 0.3V	<mark>6</mark>
4.8 Timing Requirements, V <sub>CC</sub> = 5V ± 0.5V	<mark>6</mark>
4.9 Switching Characteristics, V <sub>CC</sub> = 2.5V ± 0.2V	6
4.10 Switching Characteristics, V <sub>CC</sub> = 3.3V ± 0.3V.	7
4.11 Switching Characteristics, V <sub>CC</sub> = 5V ± 0.5V	7
4.12 Operating Characteristics	7
4.13 Input/Output Timing Diagram	
5 Parameter Measurement Information	

6 Detailed Description	10
6.1 Overview	
6.2 Functional Block Diagram	. 10
6.3 Device Functional Modes	10
7 Application and Implementation	. 12
7.1 Application Information	
7.2 Power Supply Recommendations	15
7.3 Layout	. 15
8 Device and Documentation Support	
8.1 Documentation Support	. 18
8.2 Receiving Notification of Documentation Updates	18
8.3 Support Resources	. 18
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	18
8.6 Glossary	18
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 18



## **3 Pin Configuration and Functions**



# Figure 3-1. SN74LV221A D, DB, DGV, NS, or PW Package; 16-Pin SOIC, SSOP, TVSOP, SOP, or TSSOP (Top View)

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	1 Ā	I	Channel 1 falling edge trigger input when 1B = H; Hold low for other input methods
2	1B	I	Channel 1 rising edge trigger input when $1 \overline{A} = L$ ; Hold high for other input methods
3	1 CLR	I	Channel 1 rising edge trigger when $1 \overline{A} = L$ and $1B = H$ ; Hold high for other input methods; Can cut pulse length short by driving low during output
4	1 Q	0	Channel 1 inverted output
5	2Q	0	Channel 2 output
6	2C <sub>ext</sub>		Channel 2 external capacitor negative connection
7	2R <sub>ext</sub> /C <sub>ext</sub>	_	Channel 2 external capacitor and resistor junction connection
8	GND	—	Ground
9	2 Ā	I	Channel 2 falling edge trigger input when 2B = H; Hold low for other input methods
10	2B	I	Channel 2 rising edge trigger input when $2\overline{A} = L$ ; Hold high for other input methods
11	2 CLR	I	Channel 2 rising edge trigger when $2\overline{A} = L$ and $2B = H$ ; Hold high for other input methods; Can cut pulse length short by driving low during output
12	2 Q	0	Channel 2 inverted output
13	1Q	0	Channel 1 output
14	1C <sub>ext</sub>	—	Channel 1 external capacitor negative connection
15	1R <sub>ext</sub> /C <sub>ext</sub>	_	Channel 1 external capacitor and resistor junction connection
16	V <sub>CC</sub>		Power supply

Table 3-1. Pin Functions

(1) I = inputs O = outputs

## **4** Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>0</sub> <sup>(2)</sup>	Output voltage range in high or low state	-0.5	V <sub>CC</sub> + 0.5	V	
V <sub>0</sub> <sup>(2)</sup>	Output voltage range in power-off state		-0.5	7	V
I <sub>IK</sub>	Input clamp current	(V <sub>1</sub> < 0)		-20	mA
I <sub>ок</sub>	Output clamp current	(V <sub>O</sub> < 0)		-50	mA
lo	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

## 4.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 4.3 Recommended Operating Conditions

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			SN74LV221A		UNIT
			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
V	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		v
		$V_{CC}$ = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
V	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
V <sub>IL</sub>		V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	μA
	Lligh lovel output ourrest	V <sub>CC</sub> = 2.3 V to 2.7 V		-2	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12	
		V <sub>CC</sub> = 2 V		50	μA
	Low-level output current	$V_{CC}$ = 2.3 V to 2.7 V		2	
I <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	



#### over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			SN74LV221A		UNIT
			MIN	UNIT	
P External timing registence	V <sub>CC</sub> = 2 V	5k		Ω	
R <sub>ext</sub>	External timing resistance	$V_{CC} \ge 3 V$	1k		52
C <sub>ext</sub>	External timing capacitance		No restriction		pF
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		1		ms/V
T <sub>A</sub>	Operating free-air temperature	9	-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### **4.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		SN74LV221A					
		D (SOIC)	DB (SSOP)	DGV (TVSOP)	NS (SOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73	82	120	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

#### **4.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON		V <sub>cc</sub>	SN7	4LV221A		
		TESTCON	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = −50 μA		2 V to 5.5 V	V <sub>CC</sub> -0.1			
V		I <sub>OH</sub> = −2 mA		2.3 V	2			V
V <sub>OH</sub>		I <sub>OH</sub> = −6 mA		3 V	2.48			v
		I <sub>OH</sub> = −12 mA		4.5 V	3.8			
		I <sub>OL</sub> = 50 μA		2 V to 5.5 V			0.1	
V		I <sub>OL</sub> = 2 mA		2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA		3 V			0.44	v	
		I <sub>OL</sub> = 12 mA		4.5 V			0.55	
	R <sub>ext</sub> /C <sub>ext</sub> <sup>(1)</sup>	V <sub>I</sub> = 5.5 V or GND	1	2 V to 5.5 V			±2.5	
l <sub>l</sub>	$\overline{A}$ , B, and $\overline{CLR}$			0			±1	μA
	A, B, and CLR	V <sub>I</sub> = 5.5 V or GND		0 to 5.5 V			±1	
I <sub>CC</sub>	Quiescent	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	5.5 V			20	μA
				2.3 V			220	
	Active state (per	$V_{I} = V_{CC}$ or GND,	R <sub>ext</sub> /C <sub>ext</sub> =	3 V			280	
I <sub>CC</sub>	circuit)	0.5 V <sub>CC</sub>		4.5 V			650	μA
				5.5 V			975	
l <sub>off</sub>		$V_{\rm I}$ or $V_{\rm O}$ = 0 to 5.5	ν	0			5	μA
C				3.3 V		1.9		۳Ē
C <sub>i</sub>		$v_1 = v_{CC}$ or GND	V <sub>I</sub> = V <sub>CC</sub> or GND			1.9		pF

(1) This test is performed with the terminal in the off-state condition.

## 4.6 Timing Requirements, $V_{CC}$ = 2.5V ± 0.2V

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5V ± 0.2V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 25	°C	SN74LV221A		UNIT
			MIN	MAX	MIN	MAX	UNIT
+	t Dulas duration	CLR	6		6.5		ns
t <sub>w</sub> Pulse duration		Ā or B trigger	6		6.5		115

### 4.7 Timing Requirements, $V_{CC}$ = 3.3V ± 0.3V

over recommended operating free-air temperature range,  $V_{CC} = 3.3V \pm 0.3V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 25°C S		SN74LV22	SN74LV221A	
			MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLR	5		5		ne
r <sub>w</sub> Pulse duration	Ā or B trigger	5		5		ns	

### 4.8 Timing Requirements, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range,  $V_{CC} = 5V \pm 0.5V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 25°C SN74LV221A			UNIT	
			MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLR	5		5		ns
'w		Ā or B trigger	5		5		115

### 4.9 Switching Characteristics, $V_{CC}$ = 2.5V ± 0.2V

over recommended operating free-air temperature range,  $V_{CC} = 2.5V \pm 0.2V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	т	<sub>A</sub> = 25°C		SN74LV	221A	UNIT
FARAMETER		10 (001901)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
	Ā or B	Q or $\overline{Q}$			14.6 <mark>(1)</mark>	31.4 <sup>(1)</sup>	1	37	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 15 pF		13.2 <mark>(1)</mark>	25 <sup>(1)</sup>	1	29.5	ns
	CLR trigger	Q or $\overline{Q}$			15.2 <mark>(1)</mark>	33.4 <sup>(1)</sup>	1	39	
	Ā or B	Q or $\overline{Q}$			16.7	36	1	42	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 50 pF		15	32.8	1	34.5	ns
	CLR trigger	Q or $\overline{Q}$			17.4	38	1	44	
			$C_L$ = 50 pF, $C_{ext}$ = 28 pF, $R_{ext}$ = 2 k $\Omega$		203	260		320	ns
t <sub>w</sub> <sup>(2)</sup>		Q or $\overline{Q}$	$C_{L} = 50 \text{ pF}, C_{ext} = 0.01 \mu\text{F}, R_{ext} = 10 k\Omega$	90	100	110	90	110	μs
			C <sub>L</sub> = 50 pF, C <sub>ext</sub> = 0.1 μF, R <sub>ext</sub> = 10 kΩ	0.9	1	1.1	0.9	1.1	ms
$\Delta t_w$ <sup>(3)</sup>			C <sub>L</sub> = 50 pF		±1				%

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2)  $t_w =$  Pulse duration at Q and  $\overline{Q}$  outputs

(3)  $\Delta_{tw}$  = Output pulse-duration variation (Q and  $\overline{Q}$ ) between circuits in same package



## 4.10 Switching Characteristics, $V_{CC}$ = 3.3V ± 0.3V

over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3V ± 0.3V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER			TEST CONDITIONS		T <sub>A</sub> = 25°	C	SN74LV	221A	UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
	Ā or B	Q or $\overline{Q}$			10.2 <mark>(1)</mark>	20.6 <sup>(1)</sup>	1	24	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 15 pF		9.3 <mark>(1)</mark>	15.8 <mark>(1)</mark>	1	18.5	ns
	CLR trigger	Q or $\overline{Q}$	-		10.6 <mark>(1)</mark>	22.4 <sup>(1)</sup>	1	26	
	Ā or B	Q or $\overline{Q}$			11.8	24.1	1	27.5	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 50 pF		10.6	19.3	1	22	ns
	CLR trigger	Q or $\overline{Q}$	-		12.3	25.9	1	29.5	
			$C_L$ = 50 pF, $C_{ext}$ = 28 pF, $R_{ext}$ = 2 k $\Omega$		186	240		300	ns
t <sub>w</sub> <sup>(2)</sup>		Q or $\overline{Q}$	$C_L$ = 50 pF, $C_{ext}$ = 0.01 µF, $R_{ext}$ = 10 k $\Omega$	90	100	110	90	110	μs
			$C_L$ = 50 pF, $C_{ext}$ = 0.1 µF, $R_{ext}$ = 10 k $\Omega$	0.9	1	1.1	0.9	1.1	ms
Δt <sub>w</sub> <sup>(3)</sup>			C <sub>L</sub> = 50 pF		±1				%

On products compliant to MIL-PRF-38535, this parameter is not production tested. (1)

 $t_w$  = Pulse duration at Q and  $\overline{Q}$  outputs (2)

(3)  $\Delta_{tw}$  = Output pulse-duration variation (Q and  $\overline{Q}$ ) between circuits in same package

### 4.11 Switching Characteristics, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5V ± 0.5V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER			TEST	T,	<sub>A</sub> = 25°C		SN74LV	221A	UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
	Ā or B	Q or $\overline{Q}$			7.1 <sup>(1)</sup>	12 <mark>(1)</mark>	1	14	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 15 pF		6.5 <mark>(1)</mark>	9.4 <mark>(1)</mark>	1	11	ns
	CLR trigger	Q or $\overline{Q}$	-		7.3 <sup>(1)</sup>	12.9 <mark>(1)</mark>	1	15	
	Ā or B	Q or $\overline{Q}$			8.2	14	1	16	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	C <sub>L</sub> = 50 pF		7.4	11.4	1	13	ns
	CLR trigger	Q or $\overline{Q}$	-		8.6	14.9	1	17	
			C <sub>L</sub> = 50 pF, C <sub>ext</sub> = 28 pF, R <sub>ext</sub> = 2 kΩ		171	200		240	ns
t <sub>w</sub> <sup>(2)</sup>		Q or $\overline{Q}$	$C_L$ = 50 pF, $C_{ext}$ = 0.01 μF, $R_{ext}$ = 10 kΩ	90	100	110	90	110	μs
			$C_{L} = 50 \text{ pF, } C_{ext} = 0.1  \mu\text{F, } R_{ext} = 10  \text{k}\Omega$	0.9	1	1.1	0.9	1.1	ms
Δt <sub>w</sub> <sup>(3)</sup>			C <sub>L</sub> = 50 pF		±1				%

On products compliant to MIL-PRF-38535, this parameter is not production tested. (1)

(2)  $t_w = Pulse duration at Q and <math>\overline{Q}$  outputs (3)  $\Delta_{tw} = Output pulse-duration variation (Q and <math>\overline{Q}$ ) between circuits in same package


#### 4.12 Operating Characteristics

#### $T_A = 25^{\circ}C$

	PARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	TYP	UNIT
C <sub>pd</sub> Power dissip	Dower dissinction consultance	C = 50  pc	f = 10 MHz	3.3 V	50	۶Ē
	Power dissipation capacitance	С <sub>L</sub> – 50 рг,		5 V	51	pF



## 4.13 Input/Output Timing Diagram





#### From Output Test Under Test Point tw Vcc Cı Inputs or (see Note A) 50% V<sub>CC</sub> 50% V<sub>CC</sub> Outputs 0 V LOAD CIRCUIT **VOLTAGE WAVEFORMS** PULSE DURATION Vcc Input A 50% V<sub>CC</sub> (see Note B) 0 V - V<sub>CC</sub> Input CLR 50% V<sub>CC</sub> 50% V<sub>CC</sub> (see Note B) Vcc Input B 0 V 50% V<sub>CC</sub> (see Note B) 0 V <sup>t</sup>PLH <sup>t</sup>PHL – Voh <sup>t</sup>PLH In-Phase 50% V<sub>CC</sub> ۷он 50% V<sub>CC</sub> In-Phase Output 50% V<sub>CC</sub> Output - Vol VOL <sup>t</sup>PLH <sup>t</sup>PHL tPHL -K Vон VOH Out-of-Phase **Out-of-Phase** 50% V<sub>CC</sub> 50% V<sub>CC</sub> 50% V<sub>CC</sub> Output Output - V<sub>OL</sub> VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS DELAY TIMES DELAY TIMES** C<sub>L</sub> includes probe and jig capacitance. Α.

### **5** Parameter Measurement Information

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub> + 3 ns, t<sub>f</sub> + 3 ns.

C. The outputs are measured one at a time, with one input transition per measurement.

#### Figure 5-1. Load Circuit and Voltage Waveforms



## 6 Detailed Description

#### 6.1 Overview

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the  $\overline{A}$  input is low and the B input goes high. In the second method, the B input is high and the  $\overline{A}$  input goes low. In the third method, the  $\overline{A}$  input is low, the B input is high, and the clear ( $\overline{CLR}$ ) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$ (positive) and an external resistor connected between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . To obtain variable pulse durations, connect an external variable resistor between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . The output pulse duration also can be reduced by taking  $\overline{CLR}$  low.

Pulse triggering occurs at a particular voltage level and is not related directly to the transition time of the input pulse. The  $\overline{A}$ , B, and  $\overline{CLR}$  inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the outputs are independent of further transitions of the  $\overline{A}$  and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse duration can be varied by choosing the appropriate timing components. Output rise and fall times are TTL compatible and independent of pulse duration. Typical triggering and clearing sequences are illustrated in the input/output timing diagram.

The variance in output pulse duration from device to device typically is less than  $\pm 0.5\%$  for given external timing components. An example of this distribution for the 'LV221A is shown in Figure 7-7. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 7-4.

During power up, Q outputs are in the low state, and  $\overline{Q}$  outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Pin assignments are identical to those of the 'AHC123A and 'AHCT123A devices, so the 'LV221A can be substituted for those devices not using the retrigger feature.

For additional application information on multivibrators, see the application report *Designing With The SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

#### 6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Multivibrator (Positive Logic)

#### 6.3 Device Functional Modes

	Table 6-1. Function Table (Each Multivibrator)												
INF	UTPUTS	FUNCTION											
CLR	Ā	В	Q	Q	FUNCTION								
L	Х	Х	L	Н	Reset								
Н	Н	Х	L	Н	Inhibit								
Н	Х	L	L	Н	Inhibit								
Н	L	↑ (	Л	U	Outputs enabled								

10 Submit Document Feedback



Tal	Table 6-1. Function Table (Each Multivibrator) (continued)											
INI	FUNCTION											
CLR	Ā	В	Q	Q	FUNCTION							
Н	Ļ	Н	Л	U	Outputs enabled							
↑ <sup>(1)</sup>	L	Н	Л	U	Outputs enabled							

(1) This condition is true only if the output of the latch formed by the NAND gate has been conditioned to the logic 1 state prior to CLR going high. This latch is conditioned by taking either  $\overline{A}$  high or B low while  $\overline{CLR}$  is inactive (high).



### 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

#### 7.1.1 Caution in Use

To prevent malfunctions due to noise, connect a high-frequency capacitor between  $V_{CC}$  and GND, and keep the wiring between the external components and  $C_{ext}$  and  $R_{ext}/C_{ext}$  terminals as short as possible.

#### 7.1.2 Power-down Considerations

Large values of  $C_{ext}$  can cause problems when powering down the 'LV221A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V<sub>CC</sub> through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V<sub>CC</sub> power supply must not be faster than t = V<sub>CC</sub> × C<sub>ext</sub>/30 mA. For example, if V<sub>CC</sub> = 5 V and C<sub>ext</sub> = 15 pF, the V<sub>CC</sub> supply must turn off no faster than t = (5 V) × (15 pF)/30 mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V<sub>CC</sub> to zero occurs, the 'LV221A can sustain damage. To avoid this possibility, use external clamping diodes.

#### 7.1.3 Output Pulse Duration

The output pulse duration,  $t_w$ , is determined primarily by the values of the external capacitance ( $C_T$ ) and timing resistance ( $R_T$ ). The timing components are connected as shown in Figure 7-1.




Figure 7-1. Timing-Component Connections

The pulse duration is given by:

 $t_w + K \times R_T \times C_T (1)$ 

if C<sub>T</sub> is ≥ 1000 pF, K = 1.0

or

if  $C_T$  is < 1000 pF, K can be determined from Figure 7-6

where:

 $t_w$  = pulse duration in ns



 $R_T$  = external timing resistance in k $\Omega$ 

 $C_T$  = external capacitance in pF

#### K = multiplier factor

Equation 1 and Figure 7-2 or Figure 7-3 can be used to determine values for pulse duration, external resistance, and external capacitance.




Figure 7-2. Output Pulse Duration vs External Timing Capacitance




Figure 7-3. Output Pulse Duration vs External Timing Capacitance

SN74LV221A SCLS450H – DECEMBER 1999 – REVISED JANUARY 2025






Figure 7-4. Variation in Output Pulse Duration vs Temperature




Figure 7-5. External Capacitance vs Multiplier Factor






Figure 7-6. Output Pulse Duration Constant vs Supply Voltage




Figure 7-7. Distribution of Units vs Output Pulse Duration

### 7.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 7.3 Layout

#### 7.3.1 Layout Guidelines

- Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible



- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - For traces longer than 12cm
    - Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - Avoid branches; buffer signals that must branch separately

#### 7.3.2 Layout Example




Figure 7-8. Example Trace Corners for Improved Signal Integrity




Figure 7-9. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-10. Example Bypass Capacitor Placement for WQFN and Similar Packages

GND •	0.1 µ	IF	• V <sub>cc</sub>
	1	6	Vcc
	2	5	
GND	3 •	4	

Figure 7-11. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages






Figure 7-12. Example Damping Resistor Placement for Improved Signal Integrity



### 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application report

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (April 2005) to Revision H (January 2025)

- Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Page



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LV221AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV221A	
SN74LV221ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ANSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV221A	Samples
SN74LV221APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LV221A	
SN74LV221APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221APWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LV221A	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV221A :

Automotive : SN74LV221A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




\*All dimensions are nominal

STRUMENTS


Texas

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV221ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV221ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV221ANSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV221APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

17-Dec-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV221ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV221ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV221ANSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74LV221APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

## **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



## NS0016A

## **EXAMPLE BOARD LAYOUT**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## NS0016A

## **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **PW0016A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated