





Texas **INSTRUMENTS**

SN74AVC8T245-Q1 SCES785E - DECEMBER 2008 - REVISED NOVEMBER 2023

SN74AVC8T245-Q1 Automotive 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs

1 Features

- Qualified for automotive applications
- AEC Q100 test guidance with the following results:
 - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B _
- Control inputs V_{IH} and V_{IL} levels are referenced to V_{CCA} voltage
- V_{CC} isolation feature if either V_{CC} input is at GND, all I/O ports are in the high-impedance state
- Ioff supports partial power-down-mode operation
- Fully configurable dual-rail design allows each port to operate over the full 1.4-V to 3.6-V powersupply range
- I/Os are 4.6-V tolerant
- Maximum data rates:
 - 170Mbps (V_{CCA} < 1.8 V or V_{CCB} < 1.8 V)
 - 320Mbps (V_{CCA} ≥ 1.8 V and V_{CCB} ≥ 1.8 V)
- Latch-up performance exceeds 100 mA per JESD 78, Class II

2 Applications

- **Telematics**
- Cluster
- Head unit
- Navigation systems

3 Description

The SN74AVC8T245-Q1 is an 8-bit noninverting bus transceiver that uses two separate configurable power-supply rails. The SN74AVC8T245-Q1 operation is optimal with V_{CCA} and V_{CCB} set at

1.4 V to 3.6 V. It is operational with V_{CCA} and V_{CCB} as low as 1.2 V. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

SN74AVC8T245-Q1 The design enables asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. One can use the output-enable (\overline{OE}) input to disable the outputs so the buses are effectively isolated.

In the SN74AVC8T245-Q1 design, V_{CCA} supplies the control pins (DIR and \overline{OE}).

This device specification covers partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

The V_{CC} isolation feature allows both ports to be in the high-impedance state if either V_{CC} input is at GND.


To put the device in the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾					
SN74AVC8T245-Q1	RHL (VQFN, 24)	5.5 mm × 3.5 mm					
	PW (TSSOP, 24)	7.8 mm × 6.4 mm					

(1) For more information, see Section 11.

The package size (length × width) is a nominal value and (2) includes pins, where applicable.



To Seven Other Channels

Logic Diagram (Positive Logic)




Table of Contents

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings
5.3 Recommended Operating Conditions5
5.4 Thermal Information6
5.5 Electrical Characteristics6
5.6 Switching Characteristics: V _{CCA} = 1.2 V7
5.7 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V8
5.8 Switching Characteristics: V _{CCA} = 1.8 V ± 0.15 V9
5.9 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V10$
5.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}10$
5.11 Operating Characteristics12
5.12 Typical Total Static Current Consumption (I _{CCA}
+ I _{CCB})
5.13 Typical Characteristics14
6 Parameter Measurement Information16

7 Detailed Description 7.1 Overview	17
7.2 Functional Block Diagram	17
7.3 Feature Description.	
7.4 Device Functional Modes	17
8 Application and Implementation	18
8.1 Application Information	18
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	20
9 Device and Documentation Support	21
9.1 Documentation Support	21
9.2 Receiving Notification of Documentation Updates	21
9.3 Support Resources	
9.4 Trademarks	21
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	22



4 Pin Configuration and Functions



V _{CCA} DIR A1 A2 A3 A4 A5	1 2 3 4 5 6 7	24 23 22 21 20 19 18	 V_{CCB} V_{CCB} OE B1 B2 B3 B4
A6 A7 A8	8 9 10	17 16 15	□□ B5 □□ B6 □□ B7
GND GND GND	10 11 12	14 13	B7 B8 GND

Figure 4-2. PW Package, 24-Pin TSSOP (Top View)

Figure 4-1. RHL Package, 24-Pin VQFN (Top View)

	PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	VQFN	TSSOP					
A1	3	3	I/O	Input/output A1. Referenced to V _{CCA} .			
A2	4	4	I/O	Input/output A2. Referenced to V _{CCA} .			
A3	5	5	I/O	Input/output A3. Referenced to V _{CCA} .			
A4	6	6	I/O	Input/output A4. Referenced to V _{CCA} .			
A5	7	7	I/O	Input/output A5. Referenced to V _{CCA} .			
A6	8	8	I/O	Input/output A6. Referenced to V _{CCA} .			
A7	9	9	I/O	Input/output A7. Referenced to V _{CCA} .			
A8	10	10	I/O	Input/output A8. Referenced to V _{CCA} .			
B1	21	21	I/O	Input/output B1. Referenced to V _{CCB} .			
B2	20	20	I/O	Input/output B2. Referenced to V _{CCB} .			
B3	19	19	I/O	Input/output B3. Referenced to V _{CCB} .			
B4	18	18	I/O	Input/output B4. Referenced to V _{CCB} .			
B5	17	17	I/O	Input/output B5. Referenced to V _{CCB} .			
B6	16	16	I/O	Input/output B6. Referenced to V _{CCB} .			
B7	15	15	I/O	Input/output B7. Referenced to V _{CCB} .			
B8	14	14	I/O	Input/output B8. Referenced to V _{CCB} .			
DIR	2	—	I	Direction-control input for 1 ports			
GND	12, 13	11, 12, 13	_	Ground			
ŌĒ	22	22	I	3-state output-mode enable. Pull $\overline{\text{OE}}$ high to place '2' outputs in 3-state mode. Referenced to V_{CCA}.			
V _{CCA}	1	1	_	A-port power supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V			
V _{CCB}	23, 24	23, 24	_	B-port power supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V			
Thermal pad			—	The exposed thermal pad must be connected as a secondary GND or be left electrically open.			

Table 4-1. Pin Functions

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage	Supply voltage		4.6	V
V _{CCB}	Supply voltage		-0.5	4.0	v
		I/O ports (A port)	-0.5	4.6	V
VI	Input voltage ⁽²⁾	I/O ports (B port)	-0.5	4.6	V
Vo		Control inputs	-0.5	4.6	V
Vo	Voltage range	A port	-0.5	4.6	V
Vo	applied to any output in the high-impedance or power-off state ⁽²⁾	B port	-0.5	4.6	V
V _{ССВ} V _I V _O V _O I _{IK} I _{OK} I _O T _J	Voltage range	A port	-0.5	(V _{CCA} + 0.5)	V
	applied to any output in the high or low state ^{(2) (3)}	B port	-0.5	(V _{CCB} + 0.5)	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output o	current		±50	mA
	Continuous current	through V_{CCA} , V_{CCB} , or GND		±100	mA
TJ	Junction temperatur	e		150	°C
T _{stg}	Storage temperature	e	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The device withstands voltages in excess of input voltage and output negative-voltage ratings while operating within the input and output current ratings.

(3) The device withstands voltages in excess of the output positive-voltage rating up to 4.6 V maximum while operating within the output current rating.

5.2 ESD Ratings

			VALUE	UNIT
Lectrostatic	Human-body model (HBM), per AEC Q100-002 Classification Level H2 ⁽¹⁾	±2000	V	
V(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011 Classification Level C3B	±750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



5.3 Recommended Operating Conditions

See (1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA}	Supply voltage				1.2	3.6	V	
V _{CCB}	Supply voltage				1.2	3.6	V	
			1.2 V to 1.95 V		V _{CCI} × 0.65			
VIH	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.6		V	
	Vollago		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V _{CCI} × 0.35		
VIL	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V	
	renage		2.7 V to 3.6 V			0.8		
		515	1.2 V to 1.95 V		$V_{CCA} \times 0.65$			
VIH	High-level input voltage	DIR (referenced to V _{CCA})	1.95 V to 2.7 V		1.6		V	
	renage		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V _{CCA} × 0.35		
VIL	Low-level input voltage		1.95 V to 2.7 V			0.7	V	
	renage		2.7 V to 3.6 V			0.8		
VI	Input voltage				0	3.6	V	
Vo	Output voltage	Active state			0	V _{CCO}	V	
v 0	Output voltage	3-state			0	3.6	v	
				1.2 V		-3		
				1.4 V to 1.6 V		-6		
I _{OH}	High-level output cu	rrent		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		–12		
				1.2 V		3		
				1.4 V to 1.6 V		6		
I _{OL}	Low-level output cu	rrent		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt / Δv	Input transition rise	or fall rate				5	ns / V	
T _A	Operating free-air te	emperature			-40	125	°C	

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) Hold all unused data inputs of the device at V_{CCI} or GND for proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



5.4 Thermal Information

		SN74AVC		
	THERMAL METRIC	RHL (VQFN)	PW (TSSOP)	UNIT
		24 PINS	24 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	36.8	93.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.5	36.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.7	48.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.7	93.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	15.6	48.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.6	N/A	°C/W

5.5 Electrical Characteristics

over recommended operation	ating free-air ter	nperature range	(unless otherwise	e noted) ⁽²⁾ (1)
erer reconnentaeta opere			(

	PARAMETER	TEST CC	NDITIONS	V _{CCA}	V _{CCB}	T _A	MIN	TYP	MAX	UNIT
		I _{OH} = −100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = -40°C to +125°C	V _{CCO} - 0.2			
		I _{OH} = -3 mA		1.2 V	1.2 V	T _A = 25°C		0.95		
		I _{OH} = -6 mA		1.4 V	1.4 V	T _A = -40°C to +125°C	1			
V _{OH}		I _{OH} = -8 mA	V _I = V _{IH}	1.65 V	1.65 V	T _A = -40°C to +125°C	1.2			V
		I _{OH} = –9 mA		2.3 V	2.3 V	T _A = -40°C to +125°C	1.75			
		I _{OH} = -12 mA		3 V	3 V	T _A = -40°C to +125°C	2.3			
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = -40°C to +125°C			0.2	
		I _{OL} = 3 mA		1.2 V	1.2 V	T _A = 25°C		0.15		
		I _{OL} = 6 mA	V _I = V _{IL}	1.4 V	1.4 V	T _A = -40°C to +125°C			0.35	
V _{OL}		I _{OL} = 8 mA		1.65 V	1.65 V	T _A = -40°C to +125°C			0.45	V
		I _{OL} = 9 mA		2.3 V	2.3 V	T _A = -40°C to +125°C			0.55	
		I _{OL} = 12 mA		3 V	3 V	T _A = -40°C to +125°C			0.7	
L	Control inputs	V _I = V _{CCA} or GND		1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = 25°C		±0.02 5	±0.25	μA
I	Control inputs			1.2 0 10 5.0 0	1.2 V 10 3.0 V	T _A = -40°C to +125°C			±1	μΑ
						T _A = 25°C		±0.1	±1	
	A or P port	V ₁ or V ₀ = 0 to 3.6 V		0 V	0 V to 3.6 V	T _A = -40°C to +125°C			±5	
I _{off}	A or B port					T _A = 25°C		±0.1	±1	μA
				0 V to 3.6 V	0 V	T _A = -40°C to +125°C			±5	
		$V_0 = V_{CCO}$ or GND,				T _A = 25°C		±0.5	±2.5	
I _{OZ} ⁽³⁾	A or B port	$V_{I} = V_{CCI} \text{ or GND},$ $\overline{OE} = V_{IH}$		3.6 V	3.6 V	T _A = -40°C to +125°C			±5	μA



5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)^{(2) (1)}

	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A	MIN	TYP	MAX	UNIT
			1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = -40°C to +125°C			15	
I _{CCA}		$V_{I} = V_{CCI} \text{ or } GND^{(3)}, I_{O} = 0$	0 V	3.6 V	T _A = -40°C to +125°C			-2	μA
		3.6 V	0 V	T _A = -40°C to +125°C			15		
			1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = -40°C to +125°C			15	
I _{CCB}		$V_1 = V_{CCI} \text{ or } GND^{(3)}, I_0 = 0$	0 V	3.6 V	T _A = -40°C to +125°C			15	μA
			3.6 V	0 V	T _A = -40°C to +125°C			-2	
I _{CCA} ·	+ I _{CCB}	$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	1.2 V to 3.6 V	1.2 V to 3.6 V	T _A = -40°C to +125°C			25	μA
Ci	Control inputs	V ₁ = 3.3 V or GND	3.3 V	3.3 V	T _A = 25°C		3.5		pF
Cio	A or B port	V _O = 3.3 V or GND	3.3 V	3.3 V	T _A = 25°C		6		pF

(1)

(2)

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. For I/O ports, the parameter I_{OZ} includes the input leakage current. (3)

5.6 Switching Characteristics: V_{CCA} = 1.2 V

over recommended operating free-air temperature range, V_{CCA} = 1.2 V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB}	ТҮР	UNIT
			V _{CCB} = 1.2 V	3.1	
			V _{CCB} = 1.5 V	2.6	-
t _{PLH} , t _{PHL}	A	В	V _{CCB} = 1.8 V	2.5	ns
			V _{CCB} = 2.5 V	3	
			V _{CCB} = 3.3 V	3.5	
			V _{CCB} = 1.2 V	3.1	
	В	A	V _{CCB} = 1.5 V	2.7	
t _{PLH} , t _{PHL}			V _{CCB} = 1.8 V	2.5	ns
			V _{CCB} = 2.5 V	2.4	
			V _{CCB} = 3.3 V	2.3	
		A	V _{CCB} = 1.2 V	5.3	
			V _{CCB} = 1.5 V		
_{PZH} , t _{PZL}	ŌĒ		V _{CCB} = 1.8 V		ns
			V _{CCB} = 2.5 V		
			V _{CCB} = 3.3 V		
			V _{CCB} = 1.2 V	5.1	
			V _{CCB} = 1.5 V	4	
PZH, tPZL	ŌĒ	В	V _{CCB} = 1.8 V	3.5	ns
			V _{CCB} = 2.5 V	3.2	
			V _{CCB} = 3.3 V	3.1	

5.6 Switching Characteristics: V_{CCA} = 1.2 V (continued)

over recommended operating free-air temperature range, V_{CCA} = 1.2 V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB}	ТҮР	UNIT
			V _{CCB} = 1.2 V		
			V _{CCB} = 1.5 V		
t _{PHZ} , t _{PLZ}	ŌĒ	А	V _{CCB} = 1.8 V	4.8	ns
			V _{CCB} = 2.5 V		
			V _{CCB} = 3.3 V		
			V _{CCB} = 1.2 V	4.7	
			V _{CCB} = 1.5 V	4	
t _{PHZ} , t _{PLZ}	ŌĒ	В	V _{CCB} = 1.8 V	4.1	ns
			V _{CCB} = 2.5 V	4.3	
			V _{CCB} = 3.3 V	5.1	

5.7 Switching Characteristics: $V_{CCA} = 1.5 V \pm 0.1 V$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 6-1)

PARAMETER			MIN	ТҮР	MAX	UNIT			
			V _{CCB} = 1.2 V		3.1				
			V _{CCB} = 1.5 V ± 0.1 V	0.5		14.7			
t _{PLH} , t _{PHL}	А	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		13.3	ns		
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.9			
			V _{CCB} = 3.3 V ± 0.3 V	0.5		17.2			
			V _{CCB} = 1.2 V		3.1				
			V _{CCB} = 1.5 V ± 0.1 V	0.5		14.7			
t _{PLH} , t _{PHL}	В	А	V _{CCB} = 1.8 V ± 0.15 V	0.5		14.2	ns		
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.5			
			V _{CCB} = 3.3 V ± 0.3 V	0.5		13.2			
	ŌE				V _{CCB} = 1.2 V		5.3		
		A	V _{CCB} = 1.5 V ± 0.1 V	0.5		20.5	ns		
t _{PZH} , t _{PZL}			V _{CCB} = 1.8 V ± 0.15 V	0.5		20.5			
			V _{CCB} = 2.5 V ± 0.2 V	0.5		20.5			
			V _{CCB} = 3.3 V ± 0.3 V	0.5		20.5			
			V _{CCB} = 1.2 V		5.1				
			V _{CCB} = 1.5 V ± 0.1 V	0.5		18.6			
t _{PZH} , t _{PZL}	ŌĒ	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		17.7	ns		
			V _{CCB} = 2.5 V ± 0.2 V	0.5		15.1			
			V _{CCB} = 3.3 V ± 0.3 V	0.5		14.4			
			V _{CCB} = 1.2 V	4.8					
			V _{CCB} = 1.5 V ± 0.1 V	0.5		20.3	ns		
t _{PHZ} , t _{PLZ}	ŌĒ	А	V _{CCB} = 1.8 V ± 0.15 V	0.5		20.3			
			V _{CCB} = 2.5 V ± 0.2 V	0.5		20.3			
			V _{CCB} = 3.3 V ± 0.3 V	0.5		20.3			

5.7 Switching Characteristics: V_{CCA} = 1.5 V ± 0.1 V (continued)

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB}	MIN	ТҮР	МАХ	UNIT
			V _{CCB} = 1.2 V		4.7		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		20.0	
t _{PHZ} , t _{PLZ}	ŌĒ	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		18.6	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		17.9	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		18.9	

5.8 Switching Characteristics: V_{CCA} = 1.8 V \pm 0.15 V

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB}	MIN	ТҮР	MAX	UNIT
			V _{CCB} = 1.2 V		2.5		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		14.2	
t _{PLH} , t _{PHL}	А	A B	V _{CCB} = 1.8 V ± 0.15 V	0.5		13.0	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		12.3	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.1	
			V _{CCB} = 1.2 V		2.5		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		13.3	
t _{PLH} , t _{PHL}	В	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		13.0	ns
			$V_{CCB} = 2.5 V \pm 0.2 V$	0.5		12.1	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		11.8	
			V _{CCB} = 1.2 V		3		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		17.2	
t _{PZH} , t _{PZL}	ŌĒ	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		17.2	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		17.2	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		17.2	
			V _{CCB} = 1.2 V		4.6		
	ŌĒ	ЕВ	V _{CCB} = 1.5 V ± 0.1 V	0.5		19.6	ns
t _{PZH} , t _{PZL}			V _{CCB} = 1.8 V ± 0.15 V	0.5		17.0	
			$V_{CCB} = 2.5 V \pm 0.2 V$	0.5		14.2	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		13.2	
			V _{CCB} = 1.2 V		2.8		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		17.7	
t _{PHZ} , t _{PLZ}	ŌĒ	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		17.7	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		17.7	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		17.7	
			V _{CCB} = 1.2 V		3.9		ns
			V _{CCB} = 1.5 V ± 0.1 V	0.5		18.9	
t _{PHZ} , t _{PLZ}	ŌĒ	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		17.3	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		15.8	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		15.4	

5.9 Switching Characteristics: V_{CCA} = 2.5 V \pm 0.2 V

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 6-1)

PARAMETER	PARAMETER FROM TO V _{CCB}		MIN	ТҮР	МАХ	UNIT	
			V _{CCB} = 1.2 V		2.4		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		13.5	
t _{PLH} , t _{PHL}	А	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		12.1	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		10.7	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		10.2	
			V _{CCB} = 1.2 V		3		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		13.9	
t _{PLH} , t _{PHL}	В	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		12.3	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		10.7	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		10.4	
			V _{CCB} = 1.2 V		2.2		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		13.7	
t _{PZH} , t _{PZL}	ŌĒ	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		13.7	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.7	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		13.7	
	ŌE		V _{CCB} = 1.2 V		4.5		ns
		В	V _{CCB} = 1.5 V ± 0.1 V	0.5		19.1	
t _{PZH} , t _{PZL}			V _{CCB} = 1.8 V ± 0.15 V	0.5		16.5	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.3	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.3	
			V _{CCB} = 1.2 V		1.8		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		14.2	
t _{PHZ} , t _{PLZ}	ŌĒ	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		14.2	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5		14.2	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		14.2	
			V _{CCB} = 1.2 V		3.6		
			V _{CCB} = 1.5 V ± 0.1 V	0.5		17.7	ns
t _{PHZ} , t _{PLZ}	ŌĒ	В	V _{CCB} = 1.8 V ± 0.15 V	0.5		16.3	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		14.2	
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.1	

5.10 Switching Characteristics: V_{CCA} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB}	MIN	TYP MAX	UNIT
			V _{CCB} = 1.2 V		2.3	
			V _{CCB} = 1.5 V ± 0.1 V	0.5	13.2	
t _{PLH} , t _{PHL}	A	В	V _{CCB} = 1.8 V ± 0.15 V	0.5	11.1	ns
			V _{CCB} = 2.5 V ± 0.2 V	0.5	10.4	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	9.7	1



5.10 Switching Characteristics: V_{CCA} = 3.3 V \pm 0.3 V (continued)

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (see Figure 6-1)

PARAMETER			MIN	ТҮР	MAX	UNIT		
			V _{CCB} = 1.2 V		3.5			
			V _{CCB} = 1.5 V ± 0.1 V	0.5		17.2		
t _{PLH} , t _{PHL}	В	А	V _{CCB} = 1.8 V ± 0.15 V	0.5		12.1	ns	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		10.2		
			V _{CCB} = 3.3 V ± 0.3 V	0.5		9.7		
			V _{CCB} = 1.2 V		2			
			V _{CCB} = 1.5 V ± 0.1 V	0.5		12.3		
t _{PZH} , t _{PZL}	ŌĒ	A	V _{CCB} = 1.8 V ± 0.15 V	0.5		12.3	ns	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		12.3		
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.3		
	ŌĒ			V _{CCB} = 1.2 V		4.5		
		В	V _{CCB} = 1.5 V ± 0.1 V	0.5		18.9	ns	
t _{PZH} , t _{PZL}			V _{CCB} = 1.8 V ± 0.15 V	0.5		16.1		
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.2		
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.3		
			V _{CCB} = 1.2 V		1.7			
			V _{CCB} = 1.5 V ± 0.1 V	0.5		12.3		
t _{PHZ} , t _{PLZ}	ŌĒ	А	V _{CCB} = 1.8 V ± 0.15 V	0.5		12.3	ns	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		12.3		
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.3		
			V _{CCB} = 1.2 V		3.4			
			V _{CCB} = 1.5 V ± 0.1 V	0.5		17.4		
t _{PHZ} , t _{PLZ}	ŌĒ	DE B	V _{CCB} = 1.8 V ± 0.15 V	0.5		15.8	ns	
			V _{CCB} = 2.5 V ± 0.2 V	0.5		13.7		
			V _{CCB} = 3.3 V ± 0.3 V	0.5		12.6		



5.11 Operating Characteristics

T_A = 25°C

1 _A = 25°	PARAMETEI	R	TEST CONDITIONS	V _{CCA}	TYP	UNIT
				V _{CCA} = V _{CCB} = 1.2 V		
			C _L = 0,	$V_{CCA} = V_{CCB} = 1.5 V$	1	
		Outputs enabled	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	V _{CCA} = V _{CCB} = 1.8 V		
				$V_{CCA} = V_{CCB} = 2.5 V$		
				$V_{CCA} = V_{CCB} = 3.3 V$		
	A to B			V _{CCA} = V _{CCB} = 1.2 V		
			$C_{1} = 0$,	V _{CCA} = V _{CCB} = 1.5 V		
		Outputs disabled	f = 10 MHz,	V _{CCA} = V _{CCB} = 1.8 V	1	
			t _r = t _f = 1 ns	$V_{CCA} = V_{CCB} = 2.5 V$		
C (1)				$V_{CCA} = V_{CCB} = 3.3 V$		~
C _{pdA} ⁽¹⁾				V _{CCA} = V _{CCB} = 1.2 V	12	рF
			C _L = 0,	V _{CCA} = V _{CCB} = 1.5 V	12	
		Outputs enabled	f = 10 MHz,	V _{CCA} = V _{CCB} = 1.8 V	12	
			t _r = t _f = 1 ns	V _{CCA} = V _{CCB} = 2.5 V	13	
	D to A			$V_{CCA} = V_{CCB} = 3.3 V$	14	
	B to A			V _{CCA} = V _{CCB} = 1.2 V		
			C _L = 0,	$V_{CCA} = V_{CCB} = 1.5 V$		
		Outputs disabled	f = 10 MHz,	V _{CCA} = V _{CCB} = 1.8 V	1	
			t _r = t _f = 1 ns	$V_{CCA} = V_{CCB} = 2.5 V$		
				$V_{CCA} = V_{CCB} = 3.3 V$		
		Outputs enabled	C _L = 0, f = 10 MHz, t _r = t _f = 1 ns	V _{CCA} = V _{CCB} = 1.2 V	12	-
				$V_{CCA} = V_{CCB} = 1.5 V$	12	
				V _{CCA} = V _{CCB} = 1.8 V	12	
				$V_{CCA} = V_{CCB} = 2.5 V$	13	
	A to B			$V_{CCA} = V_{CCB} = 3.3 V$	14	
				$V_{CCA} = V_{CCB} = 1.2 V$		
			$C_{1} = 0,$	$V_{CCA} = V_{CCB} = 1.5 V$		
		Outputs disabled	f = 10 MHz,	$V_{CCA} = V_{CCB} = 1.8 V$	1	
			t _r = t _f = 1 ns	$V_{CCA} = V_{CCB} = 2.5 V$		
C _{pdB} ⁽¹⁾				$V_{CCA} = V_{CCB} = 3.3 V$		pF
⊂pdB				$V_{CCA} = V_{CCB} = 1.2 V$		p
			C _L = 0,	$V_{CCA} = V_{CCB} = 1.5 V$		
		Outputs enabled	f = 10 MHz,	$V_{CCA} = V_{CCB} = 1.8 V$	1	
			t _r = t _f = 1 ns	$V_{CCA} = V_{CCB} = 2.5 V$		
	B to A			$V_{CCA} = V_{CCB} = 3.3 V$		
				$V_{CCA} = V_{CCB} = 1.2 V$		
			C _L = 0,	$V_{CCA} = V_{CCB} = 1.5 V$		
		Outputs disabled	f = 10 MHz,	V _{CCA} = V _{CCB} = 1.8 V	1	
			t _r = t _f = 1 ns	$V_{CCA} = V_{CCB} = 2.5 V$		
				$V_{CCA} = V_{CCB} = 3.3 V$		

(1) Power dissipation capacitance per transceiver




5.12 Typical Total Static Current Consumption (I_{CCA} + I_{CCB})

V	V _{CCA}						
V _{CCB}	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	UNIT
0 V	0	<0.5	<0.5	<0.5	<0.5	<0.5	μA
1.2 V	<0.5	<1	<1	<1	<1	1	μA
1.5 V	<0.5	<1	<1	<1	<1	1	μA
1.8 V	<0.5	<1	<1	<1	<1	<1	μA
2.5 V	<0.5	1	<1	<1	<1	<1	μA
3.3 V	<0.5	1	<1	<1	<1	<1	μA



5.13 Typical Characteristics


T_A = 25°C





5.13 Typical Characteristics (continued)

T_A = 25°C



6 Parameter Measurement Information

CL

15 pF

15 pF

15 pF

15 pF

Vcco

1.2 V

1.5 V ± 0.1 V

1.8 V ± 0.15 V

 $2.5 V \pm 0.2 V$

2 × V_{CCO} TEST S RL \cap Open t_{pd} From Output t_{PLZ}/t_{PZL} GND **Under Test** t_{PHZ}/t_{PZH} CL R_L (see Note A) LOAD CIRCUIT

 R_L

2 kΩ

2 kΩ

2 kΩ

2 kΩ

V_{TP}

0.1 V

0.1 V

0.15 V

0.15 V

Input		V _{CCI} 0 V
	VOLTAGE WAVEFORMS PULSE DURATION	


ENABLE AND DISABLE TIMES

S1

Open

2 × V_{CCO}

GND



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- $\begin{array}{lll} G. & t_{PLH} \text{ and } t_{PHL} \text{ are the same as } t_{pd}. \\ H. & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 6-1. Load Circuit and Voltage Waveforms




7 Detailed Description

7.1 Overview

The SN74AVC8T245-Q1 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device. V_{CCA} supports the Ax pins and control pins (DIR and \overline{OE}), and V_{CCB} supports the Bx pins. The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from Ax to Bx and a low on DIR allows data transmission from Bx to Ax when \overline{OE} is set to low. When \overline{OE} is set to high, both Ax and Bx pins are in the high-impedance state.

7.2 Functional Block Diagram



To Seven Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Fully Configurable Dual-Rail Design

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.2 V and 3.6 V; thus, making the device an excellent choice for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

7.3.2 Supports High Speed Translation

The SN74AVC8T245-Q1 device can support high data rate applications. The translated signal data rate can be up to 380Mbps when the signal is translated from 1.8 V to 3.3 V.

7.3.3 Ioff Supports Partial-Power-Down Mode Operation

I_{off} prevents backflow current by disabling I/O output circuits when the device is in partial-power-down mode.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the device.

_	(Each 8-Bit Section)							
	INP	UTS	OPERATION					
	ŌE	DIR	OPERATION					
	L	L	B data to A bus					
	L	Н	A data to B bus					
	Н	Х	All outputs Hi- Z					

Table	7-1.	Function	Table
(Ea	ch 8	-Rit Socti	on)



8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AVC8T245-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AVC8T245-Q1 device is an excellent choice for applications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 320Mbps when the device translates a signal from 1.8 V to 3.3 V.









8.2.1 Design Requirements

Table 8-1 lists the parameters for this design example.

Table 8-1. Design Parameters						
DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage range	1.2 V					
Output voltage range	3.3 V					

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74AVC8T245-Q1 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port. For this example, the input voltage is 1.2 V.
- Output voltage range
 - Use the supply voltage of the device that the SN74AVC8T245-Q1 device is driving to determine the output voltage range. For this example, the output voltage is 3.3 V.

8.2.3 Application Curve




Figure 8-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

8.3 Power Supply Recommendations

The SN74AVC8T245-Q1 device uses two separate configurable power-supply rails: V_{CCA} and V_{CCB}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V, and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

 V_{CCA} supplies the output-enable (\overline{OE}) input circuit in this design; when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To put the outputs in the high-impedance state during power up or power down, the OE input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The current-sinking capability of the driver determines the minimum value of the pullup resistor to V_{CCA}.




8.4 Layout

8.4.1 Layout Guidelines

For device reliability, it is recommended to follow common printed-circuit board layout guidelines:

- · Use bypass capacitors on power supplies.
- · Use short trace lengths to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to adjust signal rise and fall times, depending on the system requirements.

8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs Application Note
- Texas Instruments, Understanding and Interpreting Standard-Logic Data Sheets Application Note
- Texas Instruments, Introduction to Logic Application Note
- Texas Instruments, Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards Application Note
- Texas Instruments, AVC Advanced Very-Low-Voltage CMOS Logic Data Book User's Guide

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



~.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Page
ment 1
W package6
Page
4
17
Page
on and nd

_ ...

- - - - -

- Documentation Support section, and Mechanical, Packaging, and Orderable Information section......1
- Deleted Ordering Information table......

Page

Changes from Revision A (June 2011) to Revision B (December 2012)

•	Added bullets to the Features list	1
•	Added Pin Functions table to the data sheet	3
	Deleted θ _{JA} row from <i>Absolute Maximum Ratings</i> table	
	Changed ESD ratings	
	Added Thermal Information table	
	Added Figure 7-10 and Figure 7-11 to the <i>Typical Characteristics</i> section	
	······································	

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CAVC8T245QRHLRQ1	ACTIVE	VQFN	RHL	24	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	WE245Q	Samples
SN74AVC8T245QPWRQ1	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	WE245Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

OTHER QUALIFIED VERSIONS OF SN74AVC8T245-Q1 :

• Catalog : SN74AVC8T245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAVC8T245QRHLRQ1	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74AVC8T245QPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

21-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAVC8T245QRHLRQ1	VQFN	RHL	24	1000	210.0	185.0	35.0
SN74AVC8T245QPWRQ1	TSSOP	PW	24	2000	356.0	356.0	35.0

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




RHL0024A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RHL0024A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHL0024A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated