

SN74AVC4T774 4-Bit Dual-Supply Bus Transceiver With Configurable Voltage-Level Shifting and 3-State Outputs With Independent Direction Control Inputs

1 Features

- Each channel has an independent DIR control
- Control inputs V_{IH}/V_{IL} levels are referenced to V_{CCA} voltage
- Fully configurable dual-rail design allows each port to operate over the full 1.1V to 3.6V power-supply
- I/Os are 4.6V tolerant
- I_{off} Supports partial power-down-mode operation
- Typical data rates
 - 380Mbps (1.8V to 3.3V translation)
 - 200Mbps (<1.8V to 3.3V translation)
 - 200Mbps (translate to 2.5V or 1.8V)
 - 150Mbps (translate to 1.5V)
 - 100Mbps (translate to 1.2V)
- Latch-up performance exceeds 100mA Per JESD 78. class II
- ESD Protection exceeds the following levels (tested per JESD 22)
 - ±8000V Human-body model (A114-A)
 - 250V Machine model (A115-A)
 - ±1500V Charged-device model (C101)

2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- Telecom

3 Description

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.1V to 3.6V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.1 to 3.6V. The SN74AVC4T774 is optimized to operate with V_{CCA}/V_{CCB} set at 1.4V to 3.6V. It is operational with V_{CCA}/V_{CCB} as low as 1.2V. This allows for universal low-voltage bi-directional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC4T774 is designed for asynchronous communication between data buses. The logic levels of the direction-control (DIR) input and the outputenable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports in the high-impedance mode. The device transmits data from the A bus to the B bus when the B outputs are activated, and from the B bus to the A bus when the A outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

The SN74AVC4T774 is designed so that the control pins (DIR1, DIR2, DIR3, DIR4, and \overline{OE}) are supplied by V_{CCA}. This device is fully specified for partialpower-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the highimpedance state.


For a high-impedance state during power-up or power-down, $\overline{\text{OE}}$ should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Since this device has CMOS inputs, it is very important to not allow them to float. If the inputs are not driven to either a high V_{CC} state, or a low-GND state, an undesirable larger than expected I_{CC} current may result. Since the input voltage settlement is governed by many factors (for example, capacitance, board-layout, package inductance, surrounding conditions, and so forth), ensuring that they these inputs are kept out of erroneous switching states and tying them to either a high or a low level minimizes the leakage-current.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
	PW (TSSOP, 16)	5mm × 6.4mm
	RGY (VQFN, 16)	4mm × 3.5mm
SN74AVC4T774	RSV, (UQFN, 16)	2.6mm × 1.8mm
	BQB (WQFN, 16)	3.5mm × 2.5mm
	DYY (SOT, 16)	4.2mm × 2mm

- For more information, Section 11. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.





Typical Application Schematic




Table of Contents

1 Features1	7.1 Overview	15
2 Applications1	7.2 Functional Block Diagram	15
3 Description1	7.3 Feature Description	15
4 Pin Configuration and Functions4	7.4 Device Functional Modes	15
5 Specifications6	8 Application and Implementation	16
5.1 Absolute Maximum Ratings6	8.1 Application Information	16
5.2 ESD Ratings 6	8.2 Typical Application	
5.3 Recommended Operating Conditions6	8.3 Power Supply Recommendations	
5.4 Thermal Information7	8.4 Layout	17
5.5 Electrical Characteristics8	9 Device and Documentation Support	19
5.6 Switching Characteristics: VCCA = 1.2V ± 0.1V9	9.1 Documentation Support	19
5.7 Switching Characteristics: VCCA = 1.5V ± 0.1V9	9.2 Receiving Notification of Documentation Updates.	19
5.8 Switching Characteristics: VCCA = 1.8V ± 0.15V 10	9.3 Support Resources	19
5.9 Switching Characteristics: VCCA = 2.5V ± 0.2V 10	9.4 Trademarks	19
5.10 Switching Characteristics: VCCA = 3.3V ± 0.3V 11	9.5 Electrostatic Discharge Caution	19
5.11 Typical Characteristics12	9.6 Glossary	19
6 Parameter Measurement Information13	10 Revision History	20
6.1 Load Circuit and Voltage Waveforms13	11 Mechanical, Packaging, and Orderable	
7 Detailed Description15	Information	20



4 Pin Configuration and Functions



A. Shown for a single channel

Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Figure 4-3. RGY Package, 16-Pin VQFN (Top View)




Figure 4-2. DYY Package, 16-Pin SOT (Top View)




Figure 4-4. RSV Package, 16-Pin UQFN (Top View)




Figure 4-5. BQB Package, 16-Pin WQFN, Transparent (Top View)

Product Folder Links: SN74AVC4T774

Table 4-1. Pin Functions

	PIN			
NAME	PW, RGY BQB, DYY	RSV	TYPE	DESCRIPTION
DIR1	1	15	I	Direction-control input referenced to V _{CCA} , controls signal flow for the first (A1/B1) I/O channels.
DIR2	2	16	I	Direction-control input referenced to V_{CCA} , controls signal flow for the second (A2/B2) I/O channels.
A1	3	1	I/O	Input/output A1. Referenced to V _{CCA} .
A2	4	2	I/O	Input/output A2. Referenced to V _{CCA} .
A3	5	3	I/O	Input/output A3. Referenced to V _{CCA} .
A4	6	4	I/O	Input/output A4. Referenced to V _{CCA} .
DIR3	7	5	1	Direction-control input referenced to V_{CCA} , controls signal flow for the third (A3/B3) I/O channels.
DIR4	8	6	1	Direction-control input referenced to V_{CCA} , controls signal flow for the fourth (A4/B4) I/O channels.
ŌĒ	9	7	1	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in 3-state mode. Referenced to V_{CCA} .
GND	10	8	_	Ground.
B4	11	9	I/O	Input/output B4. Referenced to V _{CCB} .
B3	12	10	I/O	Input/output B3. Referenced to V _{CCB} .
B2	13	11	I/O	Input/output B2. Referenced to V _{CCB} .
B1	14	12	I/O	Input/output B1. Referenced to V _{CCB} .
V _{CCB}	15	13	_	B-port supply voltage. 1.1V ≤ V _{CCB} ≤ 3.6V.
V _{CCA}	16	14	_	A-port supply voltage. 1.1V ≤ V _{CCA} ≤ 3.6V.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	3 1 3 (,	MIN	MAX	UNIT
VCCA VCCB	Supply voltage		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
VO	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
VO	power-off state ⁽²⁾	B port	-0.5	4.6	V
V/O	Voltage range applied to any output in the high or low state ⁽²⁾	A port	-0.5	VCCA + 0.5	V
VO	(3)	B port	-0.5	VCCB + 0.5	V
IIK	Input clamp current	VI< 0		-50	mA
IOK	Output clamp current	VO < 0		-50	mA
Ю	Continuous output current	•		±50	mA
	Continuous current through VCCA, VCCB, or GND			±100	mA
TJ	Junction temperature			150	°C
Tstg	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine model (A115-A)	250	

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.1	3.6	V
V _{CCB}	Supply voltage				1.1	3.6	V
			1.1V to 1.95V		V _{CCI} × 0.65		
V _{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.95V to 2.7V		1.6		V
	Voltage		2.7V to 3.6V		2		
		· IData Innuits(7)	1.1V to 1.95V			V _{CCI} × 0.35	
V _{IL}	Low-level input voltage		1.95V to 2.7V			0.7	V
	ronago		2.7V to 3.6V			0.8	
		Control Inputs	1.1V to 1.95V		V _{CCA} × 0.65		
V _{IH}	High-level input voltage	tage (referenced to V _{CCA}) 1.	1.95V to 2.7V		1.6		V
			2.7V to 3.6V		2		

Product Folder Links: SN74AVC4T774

⁽²⁾ The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
		Control Inputs	1.1V to 1.95V			V _{CCA} × 0.35	
V _{IL}	Low-level input voltage	(referenced to V _{CCA})	1.95V to 2.7V			0.7	V
	Tonago	(5) (DIRx, OE)	2.7V to 3.6V			0.8	
VI	Input voltage				0	3.6	V
V	Output voltage	Active state			0	V _{cco}	V
Vo	Output voltage	3-state			0	3.6	V
		•		1.1V to 1.3V		-3	
				1.4V to 1.6V		-6	
I _{OH}	High-level output	current		1.65V to 1.95V		-8	mA
				2.3V to 2.7V		-9	
				3V to 3.6V		-12	
				1.1V to 1.3V		3	
				1.4V to 1.6V		6	
I _{OL}	Low-level output	current		1.65V to 1.95V		8	mA
				2.3V to 2.7V		9	
				3V to 3.6V		12	
Δt/Δν	Input transition ri	se or fall rate				5	ns/V
T _A	Operating free-ai	r temperature			-40	85	°C

- (1) V_{CCI} is the V_{CC} associated with the input port.
- (2) V_{CCO} is the V_{CC} associated with the output port.
- (3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the Implications of Slow or Floating CMOS Inputs application report.
- (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = $V_{CCI} \times 0.7V$, V_{IL} max = $V_{CCI} \times 0.3V$
- (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = $V_{CCA} \times 0.7V$, V_{IL} max = $V_{CCA} \times 0.3V$

5.4 Thermal Information

			SN	174AVC4T774			
	THERMAL METRIC ⁽¹⁾	RGY (VQFN)	RSV (UQFN)	DYY (SOT)	BQB (WQFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.8	139.2	163.4	79.1	102.8	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance	70.6	64.9	90.0	77.5	35.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	45	67.7	93.1	49.0	57.5	°C/W
Y _{JT}	Junction-to-top characterization parameter	11.9	1.7	10.9	7.3	1.6	°C/W
Y _{JB}	Junction-to-board characterization parameter	44.7	67.4	92.1	48.9	56.9	°C/W
R _θ JC(botto m)	Junction-to-case (bottom) thermal resistance	28.2	N/A	N/A	26.4	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2025 Texas Instruments Incorporated



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1) (2) (3)

DAD	AMETER	TEST COND	NTIONS	V	V	TA	\ = 25°C		–40°	C to 85°C		UN
PARA	AMETER	1EST COND	IIIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	TYP	MAX	IT
		I _{OH} = -100μA		1.1V to 3.6V	1.1V to 3.6V				V _{CCO} – 0.2			
		$I_{OH} = -3mA$		1.2V	1.2V		0.95					
V_{OH}		I _{OH} = -6mA	V _I = V _{IH}	1.4V	1.4V				1.05			V
		$I_{OH} = -8mA$		1.65V	1.65V				1.2			
		I _{OH} = -9mA		2.3V	2.3V				1.75			
		I _{OH} = -12mA		3V	3V				2.3			
		I _{OL} = 100μA		1.1V to 3.6V	1.1V to 3.6V						0.2	
		I _{OL} = 3mA		1.2V	1.2V		0.25					
\		I _{OL} = 6mA	$V_I = V_{IL}$	1.4V	1.4V						0.35	V
V_{OL}		I _{OL} = 8mA	VI – VIL	1.65V	1.65V						0.45	
		I _{OL} = 9mA		2.3V	2.3V						0.55	
		I _{OL} = 12mA		3V	3V						0.7	
l _l	Control inputs	V _I = V _{CCA} or GND		1.1V to 3.6V	1.1V to 3.6V		±0.025	±0.25			±1	μΑ
	A or B	V_I or $V_O = 0$ to		0V	0V to 3.6V		±0.1	±1			±5	μA
I _{off}	port	3.6V		0V to 3.6V	0V		±0.1	±1			±5	μΑ
I _{OZ}	A or B port	$V_O = V_{CCO}$ or GND, VI = V_{CCI} or GND, \overline{OE} = V_{IH}		3.6V	3.6V		±0.5	±2.5			±5	μА
				1.1V to 3.6V	1.1V to 3.6V						8	
I_{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$		0V	0V to 3.6V				-2			μΑ
		0.12, 10		0V to 3.6V	0V						8	
		., .,		1.1V to 3.6V	1.1V to 3.6V						8	
I_{CCB}		$V_I = V_{CCI}$ or GND, $I_O = 0$		0V	0V to 3.6V						8	μΑ
		0.12,10		0V to 3.6V	0V				-2			
I _{CCA} +		$V_I = V_{CCI}$ or GND, $I_O = 0$		1.1V to 3.6V	1.1V to 3.6V						16	μΑ
Ci	Control inputs	V _I = 3.3V or GND		3.3V	3.3V		2.5				4.5	рF
C _{io}	A or B port	V _O = 3.3V or GND		3.3V	3.3V		5				7	pF

Product Folder Links: SN74AVC4T774

⁽²⁾

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the Implications of Slow or Floating CMOS Inputs application report.

5.6 Switching Characteristics: VCCA = 1.2V ± 0.1V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMET ER	PARAMET ER		FROM	то	Test Conditions	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT																				
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																						
t _{PLH}	t _{PLH}	Α	В		2	7.5	1.5	5.5	1	4.5	1	4	0.5	4																						
t _{PHL}	t _{PHL}				1.5	5.5	1	4	1	4	0.5	4.5	0.5	6																						
t _{PLH}	t _{PLH}	В	Α		2	7	1.5	6.5	1	6	1	6	1	6																						
t _{PHL}	t _{PHL}	D	A		1.5	5.5	1	5	1	4.5	0.5	4	0.5	4																						
t _{PZH}	t _{PZH}	ŌĒ	Α		2.5	8	2	8	1	8	1	8	1	8.5																						
t _{PZL}	t _{PZL}	UE	A	-40°C to	2.5	9	2	9	1.5	9	1	9	1	9																						
t _{PZH}	t _{PZH}	ŌĒ	В	85°C	2	7.5	1.5	5.5	1	6.5	1	9.5	0.5	30	ns																					
t _{PZL}	t _{PZL}	UE	Ь																								2.5	8.5	1.5	6.5	1	7	1	8.5	0.5	24
t _{PHZ}	t _{PHZ}	ŌĒ	Α		3	6.5	2	6.5	2	6.5	1.5	6.5	2	6.5																						
t _{PLZ}	t _{PLZ}	OE	A		3	6.5	2.5	6.5	2.5	6.5	2	6.5	2	6.5																						
t _{PHZ}	t _{PHZ}	OF.	В		3	6	2.5	5.5	2	6	1.5	5	2	6.5																						
t _{PLZ}	t _{PLZ}	ŌĒ	- ŌĒ	D		3	6	2.5	5.5	2.5	5.5	1.5	5	2	6																					

5.7 Switching Characteristics: VCCA = 1.5V ± 0.1V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETE R	PARAMETE R	FROM	то	V _{CCB} = ± 0.		V _{CCB} = ± 0.		V _{CCB} = ± 0.1		V _{CCB} = ± 0.		V _{CCB} = ± 0.		UNIT													
K	K			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX														
t _{PLH}	t _{PLH}	Α	В	1.5	6.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns													
t _{PHL}	t _{PHL}	^	^	В	1.5	4.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	115												
t _{PLH}	t _{PLH}	В	A	1.5	5	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns													
t _{PHL}	t _{PHL}	Б	Б	ь	ь	Ь		1.5	4	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6										
t _{PZH}	t _{PZH}	ŌĒ	Α	1.5	5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns													
t _{PZL}	t _{PZL}	OL		2	5.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	115													
t _{PZH}	t _{PZH}	OE.	D	2	6.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns													
t _{PZL}	t _{PZL}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	OE B	В	2	7.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6									
t _{PHZ}	t _{PHZ}	OF	Α	2	5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns													
t _{PLZ}	t _{PLZ}	ŌĒ	^	2.5	4.5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	115													
t _{PHZ}	t _{PHZ}	OE.	D	3	5.5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6														
t _{PLZ}	t _{PLZ}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	OE	DE	OE B	OE E	OE	ŌĒ	ŌĒ	OE E	ŌĒ E	D	3	5.5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

5.8 Switching Characteristics: VCCA = 1.8V ± 0.15V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMET ER	PARAMET ER	FROM TO		Test Conditions	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT																				
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																					
t _{PLH}	t _{PLH}	Α	В		1.5	6.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2																					
t _{PHL}	t _{PHL}	^			1	4.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2																					
t _{PLH}	t _{PLH}	В	A		1.5	6	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6																					
t _{PHL}	t _{PHL}	D			1	4.5	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6																					
t _{PZH}	t _{PZH}	ŌĒ	Α		1	6.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4																					
t _{PZL}	t _{PZL}	OE		-40°C to -85°C	1.5	7.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4]																				
t _{PZH}	t _{PZH}	ŌĒ	В	83 C	2	6	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns																				
t _{PZL}	t _{PZL}	OE	В																						2	7	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	
t _{PHZ}	t _{PHZ}	ŌĒ	Α		2	6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2																					
t _{PLZ}	t _{PLZ}	OE	^		2.5	5.5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2																					
t _{PHZ}	t _{PHZ}	OF	В		2.5	5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6																					
t _{PLZ}	t _{PLZ}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	D		2.5	5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6																	

5.9 Switching Characteristics: VCCA = 2.5V ± 0.2V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETE R	PARAMETE R	FROM	то	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT
N.	, K			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	t _{PLH}	Α	В	1.5	6.5	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns
t _{PHL}	t _{PHL}	A	Ь	1	4.5	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	
t _{PLH}	t _{PLH}	В	А	1.5	4	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	
t _{PHL}	t _{PHL}	D	A	1	5	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns
t _{PZH}	t _{PZH}	ŌĒ	E A	1	2.5	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns
t _{PZL}	t _{PZL}			1	3	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	
t _{PZH}	t _{PZH}	ŌĒ	<u></u>	1.5	6	0.9	8.8	0.8	7	0.6	4.8	0.6	4	
t _{PZL}	t _{PZL}	OE	В	2	7	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns
t _{PHZ}	t _{PHZ}	ŌĒ	^	1.5	3.5	1	8.4	1	8.4	1	6.2	1	6.6	
t _{PLZ}	t _{PLZ}		A	2	3.5	1	8.4	1	8.4	1	6.2	1	6.6	ns
t _{PHZ}	t _{PHZ}	ŌĒ	В	2	5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	
t _{PLZ}	t _{PLZ}	OE	В	2.5	5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	ns

Product Folder Links: SN74AVC4T774

5.10 Switching Characteristics: VCCA = 3.3V ± 0.3V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETE R	PARAMETE R	FROM	то	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT
K	K			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	t _{PLH}	Α	В	1.5	6	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns
t _{PHL}	t _{PHL}		В	1	4	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	115
t _{PLH}	t _{PLH}	В	Α	1.5	4	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns
t _{PHL}	t _{PHL}	D		1.5	7.5	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	115
t _{PZH}	t _{PZH}	ŌĒ	Α	1	2.5	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns
t _{PZL}	t _{PZL}	OL		1	2.5	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	115
t _{PZH}	t _{PZH}	ŌĒ	В	1.5	6	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	
t _{PZL}	t _{PZL}		b	1.5	7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns
t _{PHZ}	t _{PHZ}	ŌĒ	^	2	4	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	
t _{PLZ}	t _{PLZ}	OE	A	2	4	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns
t _{PHZ}	t _{PHZ}	ŌĒ	В	2	5	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	no
t _{PLZ}	t _{PLZ}	OE	D	2	4.5	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	ns



5.11 Typical Characteristics




Figure 5-1. Low-Level Output Voltage (V $_{OL}$) vs Low-Level Current (I $_{OL}$) at V $_{CCA}$ = V $_{CCB}$ = 3.6V




Figure 5-2. High-Level Output Voltage (V $_{\rm OH}$) vs High-Level Current (I $_{\rm OH}$) at V $_{\rm CCA}$ = V $_{\rm CCB}$ = 3.6V

Submit Document Feedback


Copyright © 2025 Texas Instruments Incorporated

6 Parameter Measurement Information

6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 10MHz
- $Z_O = 50\Omega$
- Δt/ΔV ≤ 1ns/V



A. C_L includes probe and jig capacitance.


Figure 6-1. Load Circuit

Table 6-1. Load Circuit Parameters

	Test Parameter	S ₁
t _{pd}	Propagation (delay) time	Open
t _{PZL} , t _{PLZ}	Enable time, disable time	2 × V _{CCO}
t _{PZH} , t _{PHZ}	Enable time, disable time	GND


Table 6-2. Load Circuit Conditions

V _{CCO}	R _L	CL	V _{TP}						
1.2V ± 0.1V	2kΩ	15pF	0.1V						
1.5V ± 0.1V	2kΩ	15pF	0.1V						
1.8V ± 0.15V	2kΩ	15pF	0.15V						
2.5V ± 0.2V	2kΩ	15pF	0.15V						
3.3V ± 0.3V	2kΩ	15pF	0.3V						



- 1. V_{CCI} is the V_{CC} associated with the input port.
- 2. V_{CCO} is the V_{CC} associated with the output port.
- 3. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1 .
- 4. t_{PLH} and t_{PHL} are the same as t_{pd} .
- The outputs are measured one at a time, with one transition per measurement.


Figure 6-2. Propagation Delay



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1 .

Figure 6-3. Input Transition Rise and Fall Rate





- A. Output waveform on the condition that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.
- C. V_{CCO} is the supply pin associated with the output port.
- D. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 6-4. Enable Time And Disable Time

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The SN74AVC4T774 is a 4-bit, dual-supply, noninverting, bi-directional voltage level translation. Pins An and control pins (DIR1, DIR2, DIR3, DIR4 and \overline{OE}) are support by V_{CCA} and pins Bn are support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.1V to 3.6V, while the B port can accept I/O voltages from 1.1V to 3.6V. A high on DIR allows data transmission from An to Bn and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both An and Bn are in the high-impedance state.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.1V to 3.6V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.1V and 3.6V making the device suitable for translating between any of the low-voltage nodes (1.2V, 1.8V, 2.5V and 3.3V).

7.3.2 Support High-Speed Translation

SN74AVC4T774 can support high data rate application. The translated signal data rate can be up to 380Mbps when signal is translated from 1.8V to 3.3V.

7.3.3 I_{off} Supports Partial-Power-Down Mode Operation

loff prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode.

7.4 Device Functional Modes

Table 7-1. Function Table (Each Bit)

CONTI	ROL INPUTS	OUTPUT	OPERATION			
ŌĒ	DIR	A PORT	B PORT	OI ERATION		
L	L	Enabled	Hi-Z	B data to A data		
L	Н	Hi-Z	Enabled	A data to B data		
Н	X	Hi-Z	Hi-Z	Isolation		

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AVC4T774 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The device is designed for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 380Mbps when the device translate signal is from 1.8V to 3.3V.

8.2 Typical Application




Figure 8-1. Typical Application of the SN74AVC4T774

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input Voltage Range	1.1V to 3.6V
Output Voltage Range	1.1V to 3.6V

Product Folder Links: SN74AVC4T774

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74AVC4T774 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{II} of the input port.
- · Output voltage range
 - Use the supply voltage of the device that the SN74AVC4T774 device is driving to determine the output voltage range.

8.2.3 Application Curve




Figure 8-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

8.3 Power Supply Recommendations

The SN74AVC4T774 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.1V to 3.6V and V_{CCB} accepts any supply voltage from 1.1V to 3.6V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage, bi-directional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V and 3.3V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

8.4 Layout

8.4.1 Layout Guidelines

For reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8.4.2 Layout Example






Figure 8-3. PCB Layout Example

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA application report
- Texas Instruments, AVC Logic Family Technology and Applications application report
- Texas Instruments, AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 data book
- Texas Instruments, Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)
 application report
- Texas Instruments, Introduction to Logic application report
- Texas Instruments, LCD Module Interface Application Clip brochure
- Texas Instruments, Logic Cross-Reference application note
- Texas Instruments, Logic Guide marketing selection guide
- Texas Instruments, LOGIC Pocket Data Book data book
- Texas Instruments, Selecting the Right Level Translation Solution application report
- Texas Instruments, Semiconductor Packing Material Electrostatic Discharge (ESD) Protection application report
- Texas Instruments, Solving CMOS Transition Rate Issues Using Schmitt Trigger Solution white paper
- Texas Instruments, Standard Linear & Logic for PCs, Servers & Motherboards brochure
- Texas Instruments, TI Tablet Solutions solution guide
- Texas Instruments, Understanding and Interpreting Standard-Logic Data Sheets application report
- Texas Instruments, Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

,	
Changes from Revision H (May 2024) to Revision I (February 2025)	Page
Updated RGY and PW thermal information	7
Changes from Revision G (May 2021) to Revision H (March 2024)	Page
Added the BQB and DYY packages to the datasheet	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AVC4T774

www.ti.com 28-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AVC4T774RSVR-NT	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples
74AVC4T774RSVRG4	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples
SN74AVC4T774BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT774	Samples
SN74AVC4T774DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT774	Samples
SN74AVC4T774PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT774	Samples
SN74AVC4T774RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC4T774:

Automotive: SN74AVC4T774-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 29-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AVC4T774RSVR-NT	UQFN	RSV	16	3000	180.0	9.5	2.1	2.9	0.75	4.0	8.0	Q1
SN74AVC4T774BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AVC4T774DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74AVC4T774PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T774RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T774RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1



www.ti.com 29-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AVC4T774RSVR-NT	UQFN	RSV	16	3000	189.0	185.0	36.0
SN74AVC4T774BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AVC4T774DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74AVC4T774PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AVC4T774RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0
SN74AVC4T774RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2024

TUBE



*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ı	SN74AVC4T774PW	PW	TSSOP	16	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



1.8 x 2.6, 0.4 mm pitch

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated