







SN74AUP1G08 SCES502Q - NOVEMBER 2003 - REVISED MARCH 2024

# SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate

### 1 Features

- Available in the Ultra Small 0.64mm<sup>2</sup> Package (DPW) With 0.5mm Pitch
- Low Static-Power Consumption:  $I_{CC} = 0.9 \mu A$  Maximum
- Low Dynamic-Power Consumption:  $C_{pd}$  = 4.3pF Typical at 3.3V
- Low Input Capacitance: C<sub>i</sub> = 1.5pF Typical
- Low Noise: Overshoot and Undershoot <10% of V<sub>CC</sub>
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input  $(V_{hvs} = 250 \text{ mV Typical at } 3.3\text{V})$
- Wide Operating V<sub>CC</sub> Range of 0.8V to 3.6V
- Optimized for 3.3V Operation
- 3.6V I/O Tolerant to Support Mixed-Mode Signal Operation
- $t_{pd}$  = 4.3ns Maximum at 3.3V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000V Human-Body Model (A114-B, Class II)
  - 1000V Charged-Device Model (C101)



Simplified Schematic

## 2 Applications

- **ATCA Solutions**
- Active Noise Cancellation (ANC)
- Barcode Scanner
- **Blood Pressure Monitor**
- **CPAP Machine**
- Cable Solutions
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

## 3 Description

This single 2-input positive-AND gate is designed for 0.8V to 3.6V V<sub>CC</sub> operation and performs the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
SN74AUP1G08DBV	SOT-23 (5)	2.90 mm × 1.60mm
SN74AUP1G08DRL	SOT (5)	1.60 mm × 1.20mm
SN74AUP1G08DRY	SON (6)	1.45 mm × 1.00mm
SN74AUP1G08DPW	X2SON (5)	0.80 mm × 0.80mm
SN74AUP1G08YZP	DSBGA (5)	1.37 mm × 0.88mm
SN74AUP1G08DCK	SC70 (5)	1.25 mm x 2.00mm
SN74AUP1G08DSF	SON (6)	1.00 mm x 1.00mm
SN74AUP1G08YFP	DSBGA (6)	1.16 mm x 0.76mm

For all available packages, see the orderable addendum at the end of the data sheet.



## **Table of Contents**

1 Features	7.1 Overview1	12
2 Applications1	7.2 Functional Block Diagram1	12
3 Description1	7.3 Feature Description1	
4 Pin Configuration and Functions3	7.4 Device Functional Modes1	12
5 Specifications5	8 Application and Implementation1	13
5.1 Absolute Maximum Ratings5	8.1 Application Information 1	13
5.2 ESD Ratings5	8.2 Typical Application1	13
5.3 Recommended Operating Conditions5	9 Power Supply Recommendations1	14
5.4 Thermal Information6	10 Layout1	
5.5 Electrical Characteristics7	10.1 Layout Guidelines1	14
5.6 Switching Characteristics, C <sub>L</sub> = 5 pF7	10.2 Layout Example1	
5.7 Switching Characteristics, C <sub>L</sub> = 10 pF8	11 Device and Documentation Support1	15
5.8 Switching Characteristics, C <sub>L</sub> = 15 pF8	11.1 Receiving Notification of Documentation Updates 1	15
5.9 Switching Characteristics, C <sub>L</sub> = 30 pF8	11.2 Support Resources1	15
5.10 Operating Characteristics8	11.3 Trademarks1	15
5.11 Typical Characteristics9	11.4 Electrostatic Discharge Caution1	15
6 Parameter Measurement Information10	11.5 Glossary1	15
6.1 Propagation Delays, Setup and Hold Times, and	12 Revision History1	15
Pulse Duration10	13 Mechanical, Packaging, and Orderable	
6.2 Enable and Disable Times11	Information1	16
7 Detailed Description12		



# **4 Pin Configuration and Functions**






Figure 4-1. DRL, DCK, or DBV Packages 5-Pin SOT, SC70, or SOT-23 Top View




N.C. - No internal connection

Figure 4-2. DRY or DSF Packages 6-Pin SON Top View



See mechanical drawings for dimensions.

Figure 4-3. DPW Package 5-PIN X2SON Top View



DNU - Do not use

Figure 4-4. YFP Package 6-Pin DSBGA Top View






Figure 4-5. YZP Package 5-Pin DSBGA Top View

**Table 4-1. Pin Functions** 

			PIN				
NAME	DRL, DCK, DBV	DPW	DRY, DSF	YZP	YFP	I/O	DESCRIPTION
А	1	2	1	A1	A1	ı	Input A
В	2	1	2	B1	B1	ı	Input B
DNU	_	_	_	_	B2	_	Do not use
GND	3	3	3	C1	C1	_	Ground
N.C.	_	_	5	_	_	_	No internal connection
V <sub>CC</sub>	5	5	6	A2	A2	_	Power Pin
Υ	4	4	4	C2	C2	0	Output Y

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	4.6	V
VI	Input voltage <sup>(2)</sup>			4.6	V
Vo	Voltage range applied to any output in the high-imped	oltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		4.6	V
Vo	Output voltage range in the high or low state <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>–</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Maximum junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1000	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	3.6	V
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>		
	High level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>		V
V <sub>IH</sub>	Low-level input voltage Input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6		, v
		V <sub>CC</sub> = 3 V to 3.6 V	2	0.8 3.6 V <sub>CC</sub> 0.65 × V <sub>CC</sub> 1.6	
		V <sub>CC</sub> = 0.8 V		0	
		V <sub>CC</sub> = 1.1 V to 1.95 V		0.35 × V <sub>CC</sub>	V
\ \IL		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	]
		V <sub>CC</sub> = 3 V to 3.6 V		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 0.8 V		-20	μA
		V <sub>CC</sub> = 1.1 V		-1.1	
	High level output ourrent	V <sub>CC</sub> = 1.4 V		-1.7	
I <sub>OH</sub>	OH High-level output current	V <sub>CC</sub> = 1.65		-1.9	mA
		V <sub>CC</sub> = 2.3 V		-3.1	
		V <sub>CC</sub> = 3 V		-4	

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		V <sub>CC</sub> = 0.8 V		20	μA
		V <sub>CC</sub> = 1.1 V		1.1	
I <sub>OL</sub> Low-level output current	V <sub>CC</sub> = 1.4 V		1.7		
OL	I <sub>OL</sub> Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA
		V <sub>CC</sub> = 2.3 V		3.1	
		V <sub>CC</sub> = 3 V		4	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 3.6 V		200	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### **5.4 Thermal Information**

			SN74AUP1G08						
THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SC70)	DRL (SOT)	DSF (SON)	DRY (SON)	DPW (X2SON)	UNIT	
		5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	298.6	314.4	349.7	407.1	554.9	291.8	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	240.2	128.7	120.5	232	385.4	224.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	134.6	100.6	171.4	306.9	388.2	245.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	114.5	7.1	10.8	40.3	159	245.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	133.9	99.8	169.4	306	384.1	195.4	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: SN74AUP1G08

### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	l v	TA	= 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	UNIT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP MAX	MIN MAX	UNII
	I <sub>OH</sub> = -20 μA	0.8 V to 3.6 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1	
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>		0.7 × V <sub>CC</sub>	
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11		1.03	
$V_{OH}$	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32		1.3	V
	I <sub>OH</sub> = -2.3 mA	221/	2.05		1.97	
	I <sub>OH</sub> = -3.1 mA	2.3 V	1.9		1.85	
	I <sub>OH</sub> = -2.7 mA	2.1/	2.72		2.67	
	I <sub>OH</sub> = -4 mA	3 V	2.6		2.55	
	Ι <sub>ΟL</sub> = 20 μΑ	0.8 V to 3.6 V		0.1	0.1	
	I <sub>OL</sub> = 1.1 mA	1.1 V		0.3 × V <sub>CC</sub>	0.3 × V <sub>CC</sub>	
	I <sub>OL</sub> = 1.7 mA	1.4 V		0.31	0.37	
	I <sub>OL</sub> = 1.9 mA	1.65 V		0.31	0.35	V
32	I <sub>OL</sub> = 2.3 mA	0.014		0.31	0.33	
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.44	0.45	
	I <sub>OL</sub> = 2.7 mA	0.17		0.31	0.33	
	I <sub>OL</sub> = 4 mA	3 V		0.44	0.45	
I <sub>I</sub> A or B input	V <sub>I</sub> = GND to 3.6 V	0 V to 3.6 V		0.1	0.5	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ V to 3.6 V	0 V		0.2	0.6	μA
$\Delta I_{\text{off}}$	V <sub>I</sub> or V <sub>O</sub> = 0 V to 3.6 V	0 V to 0.2 V		0.2	0.6	μΑ
I <sub>cc</sub>	$V_I = GND \text{ or}$ $(V_{CC} \text{ to } 3.6 \text{ V})$ $I_O = 0$	0.8 V to 3.6 V		0.5	0.9	μΑ
ΔI <sub>CC</sub>	$V_1 = V_{CC} - 0.6 V^{(1)}$ $I_O = 0$	3.3 V		40	50	μA
	V V ····· OND	0 V		1.5		
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.6 V		1.5		pF
C <sub>o</sub>	V <sub>O</sub> = GND	0 V		3		pF

<sup>(1)</sup> One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND.

# 5.6 Switching Characteristics, $C_L = 5 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1 and Figure 6-2)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C		UNIT
PARAWETER	(INPUT)			MIN	TYP	MAX	MIN	MAX	UNII
			0.8 V		18				
		A or B	1.2 V ± 0.1 V	2.6	7.3	12.8	2.1	15.6	
	A or B		1.5 V ± 0.1 V	1.4	5.2	8.7	0.9	10.3	20
t <sub>pd</sub>	AUID	,	1.8 V ± 0.15 V	1	4.2	6.6	0.5	8.2	ns
			2.5 V ± 0.2 V	1	3	4.4	0.5	5.5	
			3.3 V ± 0.3 V	1	2.4	3.5	0.5	4.3	



## 5.7 Switching Characteristics, $C_L = 10 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1 and Figure 6-2)

PARAMETER	FROM	то	V	T,	= 25°C		$T_A = -40^{\circ}C$ to	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	ONII
			0.8 V		21				
			1.2 V ± 0.1 V	1.5	8.5	14.7	1	17.2	
	A or B	Y	1.5 V ± 0.1 V	1	6.2	10	0.5	11.3	
t <sub>pd</sub>	AOIB	ľ	1.8 V ± 0.15 V	1	5	7.7	0.5	9	ns
			2.5 V ± 0.2 V	1	3.6	5.2	0.5	6.1	
			3.3 V ± 0.3 V	1	2.9	4.2	0.5	4.7	

# 5.8 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1 and Figure 6-2)

PARAMETER	FROM		V	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to	UNIT	
PARAMETER	(INPUT)		V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNII
			0.8 V		24				
			1.2 V ± 0.1 V	3.6	9.9	16.3	3.1	19.9	
	A or B	_	1.5 V ± 0.1 V	2.3	7.2	11.1	1.8	13.2	20
t <sub>pd</sub>	AUID	ı	1.8 V ± 0.15 V	1.6	5.8	8.7	1.1	10.6	ns
			2.5 V ± 0.2 V	1	4.3	5.9	0.5	7.3	
			3.3 V ± 0.3 V	1	3.4	4.8	0.5	5.9	

# 5.9 Switching Characteristics, $C_L = 30 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1 and Figure 6-2)

PARAMETER	FROM	то	V	T <sub>A</sub>	= 25°C		UNIT		
PARAWETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	
			0.8 V		32.8				
			1.2 V ± 0.1 V	4.9	13.1	20.9	4.4	25.5	
	A or B		1.5 V ± 0.1 V	3.4	9.5	14.2	2.9	16.9	
t <sub>pd</sub>	AUIB	ľ	1.8 V ± 0.15 V	2.5	7.7	11	2	13.5	ns
			2.5 V ± 0.2 V	1.8	5.7	7.6	1.3	9.4	
			3.3 V ± 0.3 V	1.5	4.7	6.2	1	7.5	

## **5.10 Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	4	pF
			1.2 V ± 0.1 V	4	
	Dower dissination conscitance	f = 10 MHz	1.5 V ± 0.1 V	4	
C <sub>pd</sub>	C <sub>pd</sub> Power dissipation capacitance		1.8 V ± 0.15 V	4	
			2.5 V ± 0.2 V	4.1	
			3.3 V ± 0.3 V	4.3	

Product Folder Links: SN74AUP1G08



# **5.11 Typical Characteristics**







Figure 5-2. TPD vs Temperature 1.8 V, 15 pF Load




### **6 Parameter Measurement Information**

## 6.1 Propagation Delays, Setup and Hold Times, and Pulse Duration



**LOAD CIRCUIT** 

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AUP1G08




### 6.2 Enable and Disable Times



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
$\mathbf{v}_{M}$	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
VI	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
VΔ	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZI}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. All parameters and waveforms are not applicable to all devices.

Figure 6-2. Load Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



## 7 Detailed Description

### 7.1 Overview

This single 2-input positive-AND gate is designed for 0.8-V to 3.6-V  $V_{CC}$  operation and performs the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A + B}$  in positive logic.

The AUP family of devices has quiescent power consumption less than 1  $\mu$ A and comes in the ultra small DPW package. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm<sup>2</sup> square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered. The  $I_{off}$  feature also allows for live insertion.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

- Wide operating V<sub>CC</sub> range of 0.8 V to 3.6 V
- 3.6-V I/O tolerant to support down translation
- · Input hysteresis allows slow input transition and better switching noise immunity at the input
- $I_{off}$  feature allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V
- · Low noise due to slower edge rates

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

UTS	OUTPUT
В	Y
L	L
Н	L
L	L
Н	Н
	B L H L

Product Folder Links: SN74AUP1G08

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The AUP family is Tl's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

The AUP family of single gate logic makes excellent translators for the new lower voltage Micro- processors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new  $\mu$ C power levels.

## 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

SN74AUP1G08 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.


### 8.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specifications. See (Δt/ΔV) in Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V<sub>CC</sub>
- 2. Recommended output conditions
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended and if there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power terminal. It is ok to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 10 Layout

### 10.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 10-1 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient. It is generally OK to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 10.2 Layout Example



Figure 10-1. Layout Diagram

Product Folder Links: SN74AUP1G08

## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision P (June 2016) to Revision Q (March 2024)

Changes from Revision O (June 2014) to Revision P (June 2016) Added temperature ranges for Storage temperature,  $T_{stq}$  and Junction temperature,  $T_{J}$  in Absolute Maximum Ratings ......5 Changed Handling Ratings to ESD Ratings and changed MIN, MAX column to a VALUE column......5

Ch	nanges from Revision N (November 2012) to Revision O (June 2014)	Page
•	Updated document to new TI data sheet format	1
•	Removed ordering information	1
	Added Applications	
	Fixed typo in YFP package drawing.	
	Added Handling Ratings table	
	Added Thermal Information table	
	Added Typical Characteristics	
	· · · · · · · · · · · · · · · · · · ·	

Page



Changes from Revision M (September 2012) to Revision N (November 2012)	Page
Changed DPW package pinout	3
Changes from Revision K (October 2011) to Revision L (May 2012)	Page
Revised document to fix package addendum issue	1

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AUP1G08

28-Sep-2024 www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G08DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(H08F, H08R)	Samples
SN74AUP1G08DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(H08F, H08R)	Samples
SN74AUP1G08DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(HE5, HEF, HEK, HE R) (HEH, HEP, HES)	Samples
SN74AUP1G08DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HE5, HEF, HEK, HE R) (HEH, HEP, HES)	Samples
SN74AUP1G08DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HE5, HER)	Samples
SN74AUP1G08DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(E, E4)	Samples
SN74AUP1G08DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(HE7, HER)	Samples
SN74AUP1G08DRY2	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HE	Samples
SN74AUP1G08DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HE	Samples
SN74AUP1G08DSF2	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(HE, HER) HEH	Samples
SN74AUP1G08DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(HE, HER) HEH	Samples
SN74AUP1G08YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		HEN	Samples
SN74AUP1G08YZPR	ACTIVE	DSBGA	YZP	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HEN	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

## PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AUP1G08:

Automotive: SN74AUP1G08-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 12-Jan-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G08DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AUP1G08DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AUP1G08DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AUP1G08DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AUP1G08DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74AUP1G08DCKRE4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G08DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G08DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G08DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G08DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G08DRY2	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q3
SN74AUP1G08DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G08DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q3
SN74AUP1G08DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G08YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1G08YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 12-Jan-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G08DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74AUP1G08DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74AUP1G08DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74AUP1G08DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74AUP1G08DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
SN74AUP1G08DCKRE4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G08DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74AUP1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G08DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G08DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G08DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G08DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G08DSF2	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP1G08DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP1G08YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0
SN74AUP1G08YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.





NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.





NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



# YEP (R-XBGA-N5)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar  $\mathbf{M}$  package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207181/G








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated