

SN74AHCT1G04-Q1 Automotive Single 4.5V To 5.5V Inverter With TTL-compatible CMOS Inputs

1 Features

- Qualified for automotive applications
- ESD protection exceeds 1500V per MIL-STD-883, method 3015
- Operating range of 4.5V to 5.5V
- Max tpd of 7.5ns at 5V
- Low power consumption, 10µA max I_{CC}
- 8mA output drive at 5V
- Inputs are TTL-voltage compatible

2 Applications

- Hybrid, Electric, and Powertrain Systems
- Advanced Driver Assistance Systems (ADAS)
- Body Electronics and Lighting
- Infotainment and Cluster

3 Description

The SN74AHCT1G04-Q1 contains one gate. The device performs the Boolean function $Y = \overline{A}$.

Package Information

V								
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾					
SN74AHCT1G04-Q1	DCK (SOT-SC70, 5)	2 mm × 1.25 mm	2 mm × 1.25 mm					
	DTX (X2SON, 5)	1.1mm x 0.85mm	1.1mm x 0.85mm					

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.

А Υ

Simplified Schematic



Table of Contents

1 Features	1
2 Applications	
3 Description	1
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Electrical Characteristics	5
5.6 Switching Characteristics	5
5.7 Operating Characteristics	
5.8 Typical Characteristics	5
6 Parameter Measurement Information	

7	Detailed Description	7
	7.1 Functional Block Diagram	7
	7.2 Device Functional Modes	7
8	Device and Documentation Support	8
	8.1 Documentation Support	8
	8.2 Receiving Notification of Documentation Updates	
	8.3 Support Resources	
	8.4 Trademarks	
	8.5 Electrostatic Discharge Caution	8
	8.6 Glossary	
9	Revision History	
	0 Mechanical, Packaging, and Orderable	
-	Information	9



4 Pin Configuration and Functions





Figure 4-1. DBV Pa	ackage, 5-Pin	SOT-23; DCK
Packa	age (Top View	/)



NC - No internal connection

Figure 4-2. DTX Package, 5-Pin X2SON (Top View)

PIN		ТҮРЕ	DESCRIPTION
NO.	NAME		DESCRIPTION
1	NC	_	No Connection
2	A	I	Input A
3	GND	—	Ground Pin
4	Y	0	Output Y
5	V _{CC}		Power Pin

Table 4-1. Pin Functions



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Supply voltage		7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{ОК}	Output clamp current	V_{O} < 0 or V_{O} > V_{CC}		. ±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1500	V

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level Input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δv	Input Transition rise or fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DCK (SOT- SC70)	DTX (X2SON)	UNIT	
			5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	293.4	184.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS	V	T _A =	= 25°C		–40°C to +1	25°C	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	MIN	MAX	UNIT
V _{OH}	I _{OH} = –50 μA	4.5 V	4.4	4.5		4.4		V
VOH	I _{OH} = −8 mA	4.5 V	3.94			3.8		v
M	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.44	
I,	V _I = 5.5 V or GND	0 V to 5.5 V			± 0.1		±1	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			1		10	μA
ΔI _{CC} ¹	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		4	10		10	pF

over recommended operating free-air temperature range (unless otherwise noted)

5.6 Switching Characteristics

over recommended operating free-air temperature rangee, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see load circuit and voltage wave forms)


PARAMETER	FROM	то	TEST	Τ,	∠ = 25°C		MIN	МАХ	UNIT		
FARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIN	WIAA	WIAA	IVIAA	
t _{PLH}	A	Y	C _L = 15 pF		4.7	6.7	1	7.5			
t _{PHL}	A	Y	C _L = 15 pF		4.7	6.7	1	7.5	ns		
t _{PLH}	A	Y	C _L = 50 pF		5.5	7.7	1	8.5			
t _{PHL}	A	Y	C _L = 50 pF		5.5	7.7	1	8.5	ns		

5.7 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER TEST CONDITIONS		EST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF


5.8 Typical Characteristics



Copyright © 2024 Texas Instruments Incorporated



6 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤1 MHz, Z_O = 50 Ω, t_r ≤3 ns, t_f ≤3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPHL and tPLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Functional Block Diagram



7.2 Device Functional Modes

Table	7-1.	Function	Table
abic	1 - 1.	i unction	Table

٦

INPUT	OUTPUT
А	Y
Н	L
L	Н

7



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links										
PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
SN74AHCT1G04-Q1	Click here	Click here	Click here	Click here	Click here					

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision C (July 2023) to Revision D (October 2024)	Page
•	Deleted machine model from <i>Features</i> section	1
•	Added DTX package to <i>Package Information</i> table, <i>Pin Configuration and Functions</i> section, and <i>Therr</i> Information table	

С	hanges from Revision B (January 2023) to Revision C (July 2023)	Page
•	Updated thermal values for DCK package from R0JA = 252 to 293.4, all values in °C/W	4



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CAHCT1G04QDCKRG4Q1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BCS	Samples
CAHCT1G04QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BCS	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74AHCT1G04-Q1 :

Catalog : SN74AHCT1G04


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT1G04QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT1G04QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0


DTX0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DTX0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This peak are in designed to be caldered to a thermal and an th

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DTX0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated