







SN74AHCT1G04

SCLS319R - MARCH 1996 - REVISED FEBRUARY 2024

# **SN74AHCT1G04 Single Inverter Gate**

#### 1 Features

- Operating range 4.5V to 5.5V
- Max t<sub>pd</sub> of 7.5ns at 5V
- Low power consumption, 10µA max I<sub>CC</sub>
- ±8mA output drive at 5V
- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA per JESD

## 2 Applications

- Notebook PCs
- Electronic Points of Sale
- **Patient Monitoring**
- Motor Controls: AC Induction
- **Network Switches**
- Tests

## 3 Description

The SN74AHCT1G04 contains one gate. The device performs the Boolean function  $Y = \overline{A}$ .

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
SN74AHCT1G04	DBV (SOT-23, 5)	2.8mm x 2.8mm	2.9mm × 1.6mm
311/4/21/10/11/304	DCK (SC-70, 5)	2.00mm x 1.25mm	2.00mm × 1.25mm

- For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






# **Table of Contents**

1 Features1	7.3 Feature Description
2 Applications1	7.4 Device Functional Modes
3 Description1	8 Application and Implementation
4 Pin Configuration and Functions3	8.1 Application Information
5 Specifications4	8.2 Typical Application
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations10
5.2 ESD Ratings	8.4 Layout10
5.3 Recommended Operating Conditions4	9 Device and Documentation Support12
5.4 Thermal Information5	9.1 Documentation Support12
5.5 Electrical Characteristics5	9.2 Receiving Notification of Documentation Updates12
5.6 Switching Characteristics5	9.3 Support Resources12
5.7 Operating Characteristics5	9.4 Trademarks12
5.8 Typical Characteristics6	9.5 Electrostatic Discharge Caution12
6 Parameter Measurement Information7	9.6 Glossary12
7 Detailed Description8	10 Revision History12
7.1 Overview8	11 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagram8	Information13



# **4 Pin Configuration and Functions**

# DBV OR DCK PACKAGE (TOP VIEW)



NC - No internal connection

**Table 4-1. Pin Functions** 

	PIN		DESCRIPTION				
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION				
1	NC	_	No Connection				
2	A	I	Input A				
3	GND	_	Ground Pin				
4	Y	0	Output Y				
5	V <sub>CC</sub>	_	Power Pin				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	7	V	
V <sub>I</sub> (2)	Input voltage range		-0.5	7	V
V <sub>O</sub> (2)	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN <sup>(1)</sup>	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level Input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input Transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004)

Product Folder Links: SN74AHCT1G04

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **5.4 Thermal Information**

		SN74Al			
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	UNIT	
		5 F	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	289.2		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	180.5	205.8		
R <sub>0JB</sub>	Junction-to-board thermal resistance	184.4	176.2	°C/W	
Ψ <sub>J</sub> T	Junction-to-top characterization parameter	115.4	117.6	- C/VV	
ΨЈВ	Junction-to-board characterization parameter	183.4	175.1		
R <sub>0JC(bot)</sub>	Junction-to-case (bot) thermal resistance	N/A	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADA	METER	TEST	v	TA	= 25°C		-40°C to	85°C	-40°C to 1	25°C	UNIT
PARA	MIVIETER	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	High	I <sub>OH</sub> = -50 μA		4.4	4.5		4.4		4.4		
V <sub>OH</sub>	level output voltage	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		V
	Low level	I <sub>OL</sub> = 50 μA		0.1		0.1		0.1			
V <sub>OL</sub>	output voltage	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	V
I <sub>1</sub>	Input leakage current	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μА
I <sub>CC</sub>	Supply current	$V_1 = V_{CC}$ or GND, $I_0 = 0$	5.5 V			1		10		10	μΑ
ΔI <sub>CC</sub> (1)	Supply- Current Change	One input at 3.4 V, Other Inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5	mA
Ci	Input Capacita nce	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4			10		10	pF

<sup>(1)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

## 5.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	OUTPUT	T <sub>A</sub> = 2	5°C	-40°C t	o 85°C	-40°C to	125°C	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	Oitii	
t <sub>PLH</sub>	A or B	V	C <sub>1</sub> = 15 pF	4.7		1	7.5	1	8	ns	
t <sub>PHL</sub>	AOIB	ı	CL = 13 pr	OL = 13 pi	4.7		1	7.5	1	8	115
t <sub>PLH</sub>	A or B	V	C <sub>1</sub> = 50 pF	5.5		1	8.5	1	9	ns	
t <sub>PHL</sub>	AOIB	I	OL = 30 pi	5.5		1	8.5	1	9	115	

## **5.7 Operating Characteristics**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST (	CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# **5.8 Typical Characteristics**





Figure 5-1. TPD vs Temperature



#### **6 Parameter Measurement Information**



- C<sub>1</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit And Voltage Waveforms



## 7 Detailed Description

## 7.1 Overview

The SN74AHCT1G04 device contains one inverter. This device has TTL input levels that allow up translation from 3.3 V to 5 V.

## 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

## 7.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
  - Inputs accept V<sub>IH</sub> levels of 2 V
- · Slow edge rates minimize output ringing
- · Inputs are TTL-Voltage compatible

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

INPUT <sup>(1)</sup> A	OUTPUT <sup>(2)</sup> Y
Н	L
L	н

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

Product Folder Links: SN74AHCT1G04

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

SN74AHCT1G04 is a low-drive CMOS device that can be used for a multitude of inverting type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V  $V_{IL}$  and 2 V  $V_{IH}$ . This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 8-2 shows this type of translation.

### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- Recommended Input Conditions
  - For rise time and fall time specifications, see Δt/ΔV in the Section 5.3 table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



#### 8.2.3 Application Curves




Figure 8-2. 3.3-V to 5-V Translation

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

Product Folder Links: SN74AHCT1G04



## 8.4.1.1 Layout Example




Figure 8-3. Layout Diagram



## 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

## Changes from Revision Q (October 2023) to Revision R (February 2024)

Page

#### Changes from Revision P (December 2014) to Revision Q (October 2023)

**Page** 

Product Folder Links: SN74AHCT1G04



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 19-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AHCT1G04DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B04G	Samples
74AHCT1G04DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B04G	Samples
74AHCT1G04DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B04G	Samples
74AHCT1G04DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BC3	Samples
74AHCT1G04DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BC3	Samples
74AHCT1G04DCKTG4	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125	BC3	
SN74AHCT1G04DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(38VH, B043, B04G, B04J, B04L, B 04S)	Samples
SN74AHCT1G04DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(B043, B04G, B04J, B04S)	
SN74AHCT1G04DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(1QS, BC3, BCG, BC J, BCL, BCS)	Samples
SN74AHCT1G04DCKT	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125	(BC3, BCG, BCJ, BC S)	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

# PACKAGE OPTION ADDENDUM

www.ti.com 19-Dec-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHCT1G04:

Automotive: SN74AHCT1G04-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Feb-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHCT1G04DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHCT1G04DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHCT1G04DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHCT1G04DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHCT1G04DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3



www.ti.com 20-Feb-2025



#### \*All dimensions are nominal

A MI GILLO COLO TOTALICA.										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
74AHCT1G04DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0			
74AHCT1G04DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0			
74AHCT1G04DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74AHCT1G04DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0			
SN74AHCT1G04DCKR	SC70	DCK	5	3000	210.0	185.0	35.0			





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated