

SN74AHC573-Q1 Automotive Octal Transparent D-Type Latch With 3-State Outputs

1 Features

- Qualified for automotive applications
- Operating range 2V to 5.5V V_{CC}
- 3-state outputs directly drive bus lines


2 Description

The SN74AHC573 is an octal transparent D-type latch designed for 2V to 5.5V V_{CC} operation.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE(3)
SN74AHC573-Q1	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm × 4.40mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



To Seven Other Channels

Logic Diagram (Positive Logic)



Table of Contents

1 Features1	6.1 Overview	8
2 Description1	6.2 Functional Block Diagram	8
3 Pin Configuration and Functions3	6.3 Device Functional Modes	8
4 Specifications4	7 Application and Implementation	Ç
4.1 Absolute Maximum Ratings4	7.1 Power Supply Recommendations	ç
4.2 ESD Ratings4	7.2 Layout	9
4.3 Recommended Operating Conditions4	8 Device and Documentation Support	
4.4 Thermal Information5	8.1 Documentation Support	11
4.5 Electrical Characteristics5	8.2 Receiving Notification of Documentation Updates.	11
4.6 Timing Requirements, $V_{CC} = 3.3V \pm 0.3V \dots 5$	8.3 Support Resources	1 1
4.7 Timing Requirements, V _{CC} = 5V ± 0.5V5	8.4 Trademarks	1 1
4.8 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$ 6	8.5 Electrostatic Discharge Caution	1 1
4.9 Switching Characteristics, V _{CC} = 5V ± 0.5V6	8.6 Glossary	
4.10 Operating Characteristics6	9 Revision History	
5 Parameter Measurement Information7	10 Mechanical, Packaging, and Orderable	
6 Detailed Description8	Information	1 1
•		



3 Pin Configuration and Functions




Figure 3-1. PW Package, 20-Pin TSSOP (Top View)

	PIN	1/04	DECORPORTION
NO.	NAME	I/O1	DESCRIPTION
1	ŌĒ	I	Output Enable
2	1D	I	1D Input
3	2D	I	2D Input
4	3D	I	3D Input
5	4D	I	4D Input
6	5D	I	5D Input
7	6D	I	6D Input
8	7D	I	7D Input
9	8D	I	8D Input
10	GND	_	Ground
11	LE	I	Latch Enable
12	8Q	0	8Q Output
13	7Q	0	7Q Output
14	6Q	0	6Q Output
15	5Q	0	5Q Output
16	4Q	0	4Q Output
17	3Q	0	3Q Output
18	2Q	0	2Q Output
19	1Q	0	1Q Output
20	V _{CC}	_	Power Pin

1. I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽¹⁾		-0.5	7	V
Vo	Output voltage range ⁽¹⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±75	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 ESD Ratings

				Value	UNIT
	V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±1000	V
		Liectiostatic discriarge	Charged device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			-40°C to	125°C	-40°C to	85°C	UNIT		
			MIN	MAX	MIN	MAX	UNII		
V _{CC}	Supply voltage		2	5.5	2	5.5	V		
		V _{CC} = 2V	1.5		1.5				
V _{IH}	High-level input voltage	V _{CC} = 3V	2.1		2.1		V		
		V _{CC} = 5.5V	3.85		3.85				
		V _{CC} = 2V		0.5		0.5			
V_{IL}	Low-level input voltage	V _{CC} = 3V		0.9		0.9	V		
		V _{CC} = 5.5V		1.65		1.65			
VI	Input voltage		0	5.5	0	5.5	V		
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V		
		V _{CC} = 2V		-50		-50	μA		
I _{OH}	High-level output current	$V_{CC} = 3.3V \pm 0.3V$		-4		-4			
		$V_{CC} = 5V \pm 0.5V$		-8		0.5 0.9 1.65 5.5 V _{CC} -50	mA		
		V _{CC} = 2V		50		50	μA		
I _{OL}	Low-level output current	$V_{CC} = 3.3V \pm 0.3V$		4		4	^		
		$V_{CC} = 5V \pm 0.5V$		8		8	mA		
Λ+/Λ.,	Input transition rise or fall rate	$V_{CC} = 3.3V \pm 0.3V$		100		100)		
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5V \pm 0.5V$		20		20	ns/V		
T _A	Operating free-air temperature	'	-40	125	-40	85	°C		

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Product Folder Links: SN74AHC573-Q1

4.4 Thermal Information

		SN74AHC573-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C			–40°C to 125°C		-40°C to 85°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2V	1.9	2		1.9		1.9		
	I _{OH} = -50μA	3V	2.9	3		2.9		2.9		
V _{OH}		4.5V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4mA	3V	2.58			2.48		2.48		
	I _{OH} = -8mA	4.5V	3.94			3.8		3.8		
		2V			0.1		0.1		0.1	
	I _{OL} = 50μA	3V			0.1		0.1		0.1	
V _{OL}		4.5V			0.1		0.1		0.1	V
	I _{OL} = 4mA	3V			0.36		0.5		0.44	
	I _{OL} = 8mA	4.5V			0.36		0.5		0.44	
Iı	V _I = 5.5V or GND	0V to 5.5V			±0.1		±1		±1	μA
I _{OZ}	$V_I = V_{IL} \text{ or } V_{IH}, \qquad V_O = V_{CC} \text{ or GND}$	5.5V			±0.25		±2.5		±2.5	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5V			4		40		40	μA
C _i	V _I = V _{CC} or GND	5V		2.5	10				10	pF
Co	V _O = V _{CC} or GND	5V		3.5						pF

4.6 Timing Requirements, $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range, V_{CC} = 3.3V \pm 0.3V (unless otherwise noted) (see Load Circuits and Voltage Waveforms)

		T _A = 25°C		-40°C to 12	25°C	−40°C to	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	ONII
t _w	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	3.5		3.5		3.5		ns
t _h	Hold time, data after LE↓	1.5		1.5		1.5		ns

4.7 Timing Requirements, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range, V_{CC} = 5V \pm 0.5V (unless otherwise noted) (see Load Circuits and Voltage Waveforms)

		T _A = 25	°C	-40°C to 1	25°C	-40°C to	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _w	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	3.5		3.5		3.5		ns
t _h	Hold time, data after LE↓	1.5		1.5		1.5		ns



4.8 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range, V_{CC} = 3.3V \pm 0.3V (unless otherwise noted) (see Load Circuits and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C		-40°C to 125°C		-40°C to 85°C		UNIT				
	(INPUT)			MIN	TYP	MAX	MIN	MAX	MIN	MAX				
t _{PLH}	D	Q	C = 50pE		9.5	14.5	1	16.5	1	16.5	no			
t _{PHL}		Q	$C_L = 50pF$		9.5	14.5	1	16.5	1	16.5	ns			
t _{PLH}	LE	LE Q	C _L = 50pF		10.1	15.4	1	17.5	1	17.5	ns			
t _{PHL}				О[– 30рі	ο[– σορι		10.1	15.4	1	17.5	1	17.5	115	
t _{PZH}	OF	Q	0 - 50-5		9.8	15	1	17	1	17	ns			
t _{PZL}	ŌĒ	ΟL	Q	C _L = 50pr	C _L = 50pF	Q $C_L = 50pF$		9.8	15	1	17	1	17	115
t _{PHZ}	ŌE Q	0	C _L = 50pF		10.7	14.5	1	16.5	1	16.5	ne			
t _{PLZ}		Q			10.7	14.5	1	16.5	1	16.5	ns			

4.9 Switching Characteristics, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range, V_{CC} = 5V \pm 0.5V (unless otherwise noted) (see Load Circuits and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C		-40°C to 125°C		–40°C to 85°C		UNIT								
	(INPOT)	(001701)		MIN	TYP	MAX	MIN	MAX	MIN	MAX								
t _{PLH}	D	Q	C _L = 50pF		6	8.8	1	10	1	10	ns							
t _{PHL}	D .	Q	С_ – 30рг		6	8.8	1	10	1	10	115							
t _{PLH}	LE	15	Q	C _L = 50pF		6.5	9.7	1	11	1	11	ns						
t _{PHL}		Q	OL - 30pr	О[– 30рі	О[– 30рі		6.5	9.7	1	11	1	11	115					
t _{PZH}	OF	Q	C = 50pE		6.7	9.7	1	11	1	11	ns							
t _{PZL}	ŌĒ	Q	Q	Q	C _L = 30βΓ	- Ο - 30βι	Q C _L = 50pr	C _L = 50pr	C _L = 50pr	C _L = 50pF		6.7	9.7	1	11	1	11	115
t _{PHZ}	ŌĒ	ŌE Q	C _L = 50pF	C = 50°E		6.7	9.7	1	11	1	11	ne						
t _{PLZ}	OE .				6.7	9.7	1	11	1	11	ns							

4.10 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C


	PARAMETER	TEST	CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	16	pF

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



5 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuits and Voltage Waveforms

6 Detailed Description

6.1 Overview

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)

6.3 Device Functional Modes

Table 6-1. Function Table (Each Latch)

	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately

7.2.2 Layout Example




Figure 7-1. Example Trace Corners for Improved Signal Integrity






Figure 7-2. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-3. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 7-4. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 7-5. Example Damping Resistor Placement for Improved Signal Integrity

Submit Document Feedback

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

Changes from Revision A (April 2008) to Revision B (January 2025)

Page

Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device
Functional Modes, Application and Implementation section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC573QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA573Q	Samples
SN74AHC573QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA573Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Dec-2024

OTHER QUALIFIED VERSIONS OF SN74AHC573-Q1:

● Catalog : SN74AHC573

• Military : SN54AHC573

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC573QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC573QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 17-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC573QPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC573QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated