


# RC4559 Dual High-Performance Operational Amplifier

### 1 Features

- Matched gain and offset between amplifiers
- Unity-gain bandwidth: 3MHz typical
- Slew rate: 1.5V/µs typical
- Low equivalent input noise voltage 2µV/Hz maximum (20Hz to 20kHz)
- No frequency compensation required
- No latch up
- Wide common-mode voltage range
- Low power consumption

## 2 Applications

- **AV** receivers
- Professional audio mixers
- Soundbars
- Wireless speakers



### 3 Description

The RC4559 is a dual high-performance operational amplifier. The high common-mode input voltage and the absence of latch-up make this amplifier suitable for low-noise signal applications such as audio preamplifiers and signal conditioners. This amplifier features a dynamic performance that is specified by design and an output drive capability that far exceeds general-purpose type amplifiers.

The RC4559 is characterized for operation from 0°C to 70°C.


### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)			
RC4559	D (SOIC, 8)	4.90 mm × 3.90 mm			
1104339	P (PDIP, 8)	9.81 mm × 6.30 mm			

### Device Information (2)

SYME	BOLIZATION	OPERATING	V. may at		
DEVICE	PACKAGE SUFFIX	TEMPERATURE RANGE	V <sub>IO</sub> max at 25°C		
RC4559	D, P	−0°C to 70°C	6 mV		

- For all available packages, see the orderable addendum at the end of the data sheet.
- The D packages are available taped and reeled. Add the suffix R to the device type when ordering (for example, RC4559DR).



D or P Package, SOIC or PDIP 8-Pin (Top View)



# **Table of Contents**

1 Features1	5 Device and Documentation Support5
2 Applications1	5.1 Receiving Notification of Documentation Updates5
3 Description1	
4 Specifications3	
4.1 Absolute Maximum Ratings3	
4.2 Electrical Characteristics3	5.5 Glossary5
4.3 Matching Characteristics4	6 Revision History5
4.4 Operating Characteristics4	7 Mechanical, Packaging, and Orderable Information5



## 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage V <sub>CC+</sub> (see <sup>(1)</sup> )		18	V
Supply voltage V <sub>CC</sub> - (see <sup>(1)</sup> )		-18	V
Differential input voltage (see <sup>(2)</sup> )		±30	V
Input voltage (any input, see <sup>(1)</sup> and <sup>3</sup> )		±15	V
Short-circuit output current (see <sup>(4)</sup> )		125	mA
Continuous total dissipation		500	mW
Operating free-air temperature range	0	70	°C
Storage temperature range	-65	125	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C

- (1) All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
- (2) Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
- (4) Temperature or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

### 4.2 Electrical Characteristics

at specified free-air temperature,  $V_{CC+}$  = 15 V,  $V_{CC-}$  = -15 V

	PARAMETER	TEST CONDITIONS (1)	T <sub>A</sub> (2)	MIN	TYP	MAX	UNIT
V	Input offeet voltage	V = 0	25°C		2	6	mV
$V_{IO}$	Input offset voltage	V <sub>O</sub> = 0	Full Range			7.5	IIIV
	land offer a comment	V = 0	25°C		5	100	^
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0	Full range			200	nA
1	Input high current	V = 0	25°C		40	250	n 1
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0	Full range			500	nA
VI	Input voltage range		25°C	± 12	± 13		V
		$R_L \ge 3 \text{ k}\Omega$	25°C	± 12	± 13		
$V_{OM}$	Maximum peak output voltage swing	R <sub>L</sub> = 600 Ω	25°C	± 9.5	± 10		V
		$R_L \ge 2 k\Omega$	Full range	± 10			
VI	1	V = 140 V B = 240	25°C	20	300		V/mV
	Input voltage range	$V_{O} = \pm 10 \text{ V}, R_{L} = 2 \text{ k}\Omega$	Full range	15			V/IIIV
B <sub>OM</sub>	Maximum output-swing bandwidth	$V_{OPP}$ = 20 V, $R_L$ = 2 k $\Omega$	25°C	24	32		kHz
B <sub>1</sub>	Unity-gain bandwidth		25°C		4		MHz
r <sub>i</sub>	Input resistance		25°C	0.3	1		ΜΩ
CMRR	Common-mode rejection ratio	V <sub>O</sub> = 0	25°C	80	100		dB
k <sub>SVS</sub>	Supply voltage sensitivity (ΔV <sub>IO</sub> /AV <sub>CC</sub> )	V <sub>O</sub> = 0	25°C		10	75	μV/V
V <sub>n</sub>	Equivalent input noise voltage (closed loop)	$A_{VD}$ = 100, $R_{S}$ = 1 k $\Omega$ , f = 20 Hz to 20 kHz	25°C		1.4	2	μV
In	Equivalent input noise current	f = 20 Hz to 20 kHz	25°C		25		pA
			25°C		3.3	5.6	
I <sub>CC</sub>	Supply current (both amplifiers)	No load, No signal	0°C		4	6.6	mA
			70°C		3	5	
V <sub>O 1</sub> /V <sub>O 2</sub>	Crosstalk attenuation	$A_{VD} = 100, R_S = 1 k\Omega, f = 10 kHz$	25°C		90		dB

<sup>(1)</sup> All characteristics are specified under open-loop operation, unless otherwise noted.

<sup>2)</sup> Full range operating free-air temperature range is 0°C to 70°C.



# 4.3 Matching Characteristics

at  $V_{CC^+}$  = 15 V,  $V_{CC^-}$  = -15 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>O</sub> = 0		± 0.2		mV
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0		± 7.5		nA
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0		± 15		nA
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O} = \pm 10 \text{ V}, R_{L} = 2 \text{ k}\Omega$		± 1		dB

# **4.4 Operating Characteristics**

 $V_{CC+} = 15 \text{ V}, V_{CC-} = -15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER		TEST CONDIT	MIN	TYP	MAX	UNIT	
t <sub>r</sub>	Rise time	V <sub>I</sub> = 20 mV,	B = 3 kO	C <sub>L</sub> = 100 pF		80		μs
	Overshoot	V - 20 IIIV,	K <sub>L</sub> – 2 KΩ,	C <sub>L</sub> = 100 pr		18%		
SR	Slew rate at unity gain	V <sub>I</sub> = 10 mV,	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 100 pF	1.5	2		V/µs

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

### 5 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **5.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 5.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## 

# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jul-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
RC4559D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	RC4559	
RC4559DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4559	Samples
RC4559P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	RC4559P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Jul-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 22-Jan-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
RC4559DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 22-Jan-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
RC4559DR	SOIC	D	8	2500	353.0	353.0	32.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 22-Jan-2025

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
RC4559P	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated