













OPA333-Q1

SBOS522A - JUNE 2010-REVISED NOVEMBER 2019

OPA333-Q1 Automotive, 1.8-V, Micropower, CMOS, Zero-Drift Operational Amplifier

Features

AEC-Q100 qualified for automotive applications: Temperature grade 1: −40°C to +125°C, T_A

Low offset voltage: 10 μV (maximum) 0.01-Hz to 10-Hz noise: 1.1 μ V_{PP}

Quiescent current: 17 µA Single-supply operation

Supply voltage: 1.8 V to 5.5 V Rail-to-rail input and output

Microsize 5-pin SOT-23 (DBV) package

Applications

Pump

Position sensor

Vehicle occupant detection sensor

Brake system

Airbag

3 Description

The OPA333-Q1 CMOS operational amplifier uses a proprietary autocalibration technique simultaneously provide verylow offset voltage (10 μV maximum) and near-zero drift over time and temperature. This miniature, high-precision, lowquiescent-current amplifier offers high-impedance inputs that have a common-mode range 100 mV beyond the rails, and rail-to-rail output that swings within 50 mV of the rails. The device can use single or dual supplies as low as 1.8 V (±0.9 V) and up to 5.5 V (±2.75 V), and is optimized for low-voltage single-supply operation.

The OPA333-Q1 device offers excellent commonmode rejection ratio (CMRR) without the crossover associated with traditional complementary input stages. This design results in superior performance for driving analog-to-digital converters (ADCs) without degradation of differential linearity.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
OPA333-Q1	SOT-23 (5)	1.60 mm × 2.90 mm		

(1) For all available packages, see the package option addendum at the end of the data sheet.

0.1-Hz to 10-Hz Noise






Table of Contents


1	Features	1	7.4 Device Functional Modes	9
2	Applications		Application and Implementation	10
3	Description		8.1 Application Information	
4	Revision History		8.2 Typical Applications	
5	Pin Configuration and Functions	^	Power Supply Recommendations	
6	Specifications	40	Layout	18
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	
	6.2 ESD Ratings		10.2 Layout Example	. 18
	6.3 Recommended Operating Conditions	4.4		
	6.4 Thermal Information		11.1 Documentation Support	. 19
	6.5 Electrical Characteristics		11.2 Receiving Notification of Documentation Updates	: 19
	6.6 Typical Characteristics		11.3 Support Resources	. 19
7	Detailed Description		11.4 Trademarks	. 19
-	7.1 Overview		11.5 Electrostatic Discharge Caution	. 19
	7.2 Functional Block Diagram		11.6 Glossary	. 19
	7.3 Feature Description	40	Mechanical, Packaging, and Orderable Information	19

4 Revision History

CI	hanges from Original (June 2010) to Revision A	Page
•	Changed part number references from OPA333 to OPA333-Q1 throughout text	1
•	Added Pin Configuration and Functions, ESD Ratings, Thermal Information, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	
•	Deleted redundant Ordering Information table; same information already in the package option addendum	1
•	Changed pinout drawing for accuracy; no change to pin names or pin numbers	3
•	Deleted "one amplifier per package" from note 2 in Absolute Maximum Ratings table	4
•	Changed the TYP and MAX values for the input offset voltage drift parameter in the Electrical Characteristics table	<mark>5</mark>
•	Added text to Figure 3, Open-Loop Gain vs Frequency, for clarity	6
•	Deleted Single-Supply, Very-Low-Power ECG Circuit (previously, Figure 9)	17



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
+IN	3	1	Noninverting input					
-IN	4	I	nverting input					
OUT	1	0	Output					
V+	5	1	Positive (high) power supply					
V-	2	I	Negative (low) power supply					

Copyright © 2010–2019, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Supply voltage		7	٧
	Signal input pins, voltage ⁽²⁾	-0.3	(V+) + 0.3	V
	Output short circuit ⁽³⁾	Contin	uous	
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150 ⁽⁴⁾	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) Short-circuit to ground.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ Device HBM ESD classification level 3A	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 Device CDM ESD classification level C6	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage	1.8	5.5	V
T _A	Specified temperature	-40	125	°C

6.4 Thermal Information

		OPA333-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.1	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: OPA333-Q1

⁽²⁾ Input pins are diode clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current-limited to 10 mA or less.

⁽⁴⁾ Long-term high-temperature storage, extended use at maximum recommended operating conditions, or both cases may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.



6.5 Electrical Characteristics

at V_S = 1.8 V to 5.5 V, T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, V_O = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOL	TAGE		<u>'</u>			
V _{OS}	Input offset voltage	V _S = 5 V		2	10	μV
dV _{OS} /d _T	Input offset voltage drift	$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.02	0.05	μV/°C
PSRR	Power supply rejection ratio	$V_S = 1.8 \text{ V to } 5.5 \text{ V},$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1	6	μV/V
	Long-term stability ⁽¹⁾			See (1)		
	Channel separation, dc			0.1		μV/V
INPUT BIAS	CURRENT		·			
	land bin number			±70	±200	pA
l _B	Input bias current	$T_A = -40$ °C to +125°C		±200		pA
I _{os}	Input offset current			±140	±400	pA
NOISE			<u>'</u>		-	
		f = 0.01 Hz to 1 Hz		0.3		μV_{PP}
	Input voltage noise	f = 0.1 Hz to 10 Hz		1.1		μV_{PP}
in	Input current noise	f = 10 Hz		100		fA/√Hz
INPUT VOLTA	AGE RANGE		 			
V _{CM}	Common-mode voltage		(V-) - 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V}$, $T_A = -40$ °C to +125°C	106	130		dB
INPUT CAPA	CITANCE		!		*	
	Differential			2		pF
	Common mode			4		pF
OPEN-LOOP	GAIN		1			
A _{OL}	Open-loop voltage gain	$(V-) + 100 \text{ mV} < V_O < (V+) - 100 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	106	130		dB
FREQUENCY	RESPONSE		!		"	
GBW	Gain-bandwidth product	C _L = 100 pF		350		kHz
SR	Slew rate	G = 1		0.16		V/µs
OUTPUT			<u>'</u>		-	
		$R_L = 10 \text{ k}\Omega$		30	50	mV
	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			85	mV
I _{SC}	Short-circuit current			±5		mA
C _L	Capacitive load drive		See Typic	al Characte	eristics	
	Open-loop output impedance	f = 350 kHz, I _O = 0 A		2		kΩ
POWER SUP	PLY		1		l_	
	Quiescent current per amplifier	I _O = 0 A		17	25	μА
I_Q	Quiescent current per amplifier over temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	μΑ
	Turn-on time	V _S = 5 V		100		μS


^{(1) 300-}hour life test at 150°C demonstrated randomly distributed variation of approximately 1 μ V.

Copyright © 2010–2019, Texas Instruments Incorporated Submit Documentation Feedback

TEXAS INSTRUMENTS

6.6 Typical Characteristics

at T_A = 25°C, V_S = 5 V, and C_L = 0 pF (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2010–2019, Texas Instruments Incorporated




Typical Characteristics (continued)



TEXAS INSTRUMENTS

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The OPA333-Q1 device is a zero-drift, low-power, rail-to-rail input and output operational amplifier. The device operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications. The zero-drift architecture provides ultra-low offset voltage and near-zero offset voltage drift.

The OPA333-Q1 device is unity-gain stable and free from unexpected output phase reversal. The device uses a proprietary auto-calibration technique to provide low offset voltage and very-low drift over time and temperature.

7.2 Functional Block Diagram




7.3 Feature Description

7.3.1 Rail-to-Rail Input Voltage

The OPA333-Q1 input common-mode voltage range extends 0.1 V beyond the supply rails. The OPA333-Q1 device is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Normally, input bias current is approximately 70 pA; however, input voltages exceeding the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor (see Figure 18).



(1) Current-limiting resistor required if input voltage exceeds supply rails by ≥0.5 V.

Figure 18. Input Current Protection

7.3.2 Internal Offset Correction

The OPA333-Q1 op amp uses an auto-calibration technique with a time-continuous 350-kHz op amp in the signal path. This amplifier is zero corrected every 8 μ s using a proprietary technique. At power up, the amplifier requires approximately 100 μ s to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

7.4 Device Functional Modes

The OPA333-Q1 device has a single functional mode. The device is powered on as long as the power supply voltage is between 1.8 V $(\pm 0.9 \text{ V})$ and 5.5 V $(\pm 2.75 \text{ V})$.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA333-Q1 is a unity-gain stable, precision operational amplifier with very low offset voltage drift. The device is also free from output phase reversal. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device power-supply pins. In most cases, 0.1-μF capacitors are adequate.

8.1.1 Achieving Output Swing to the Op Amp Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp may swing close to single-supply ground, but will not reach ground. The output of the OPA333-Q1 can be made to swing to ground, or slightly below, on a single-supply power source. To do so requires the use of another resistor and an additional, more negative, power supply than the op amp negative supply. A pulldown resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve (see Figure 19).



Copyright © 2017, Texas Instruments Incorporated

Figure 19. V_{OUT} Range to Ground

The OPA333-Q1 has an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The OPA333-Q1 has been characterized to perform with this technique; however, the recommended resistor value is approximately $20 \text{ k}\Omega$.

NOTE

This configuration increases the current consumption by several hundreds of microamps.

Accuracy is excellent down to 0 V and as low as -2 mV. Limiting and nonlinearity occur below -2 mV, but excellent accuracy returns when the output is again driven above -2 mV. Lowering the resistance of the pulldown resistor allows the op amp to swing even further below the negative rail. Resistors as low as 10 k Ω can be used to achieve excellent accuracy down to -10 mV.

Product Folder Links: OPA333-Q1



8.2 Typical Applications

8.2.1 High-Side Voltage-to-Current (V-I) Converter

The circuit shown in Figure 20 is a high-side voltage-to-current (V-I) converter. It translates in input voltage of 0 V to 2 V to and output current of 0 mA to 100 mA. Figure 21 shows the measured transfer function for this circuit. The low offset voltage and offset drift of the OPA333-Q1 device facilitate excellent dc accuracy for the circuit.




Figure 20. High-Side Voltage-to-Current (V-I) Converter

Copyright © 2010–2019, Texas Instruments Incorporated



8.2.1.1 Design Requirements

The design requirements are as follows:

Supply voltage: 5 V dcInput: 0 V to 2 V dc

Output: 0 mA to 100 mA dc

8.2.1.2 Detailed Design Procedure

The V-I transfer function of the circuit is based on the relationship between the input voltage, V_{IN} , and the three current sensing resistors, R_{S1} , R_{S2} , and R_{S3} . The relationship between V_{IN} and R_{S1} determines the current that flows through the first stage of the design. The current gain from the first stage to the second stage is based on the relationship between R_{S2} and R_{S3} .

For a successful design, pay close attention to the dc characteristics of the operational amplifier chosen for the application. To meet the performance goals, this application benefits from an operational amplifier with low offset voltage, low temperature drift, and rail-to-rail output. The OPA2333-Q1 CMOS operational amplifier is a high-precision, 5- μ V offset, 0.05- μ V/°C drift amplifier optimized for low-voltage, single-supply operation with an output swing to within 50 mV of the positive rail. The OPA2333-Q1 uses chopping techniques to provide low initial offset voltage and near-zero drift over time and temperature. Low offset voltage and low drift reduce the offset error in the system, making these devices appropriate for precise dc control. The rail-to-rail output stage of the OPA2333-Q1 makes sure that the output swing of the operational amplifier is able to fully control the gate of the MOSFET devices within the supply rails.

A detailed error analysis, design procedure, and additional measured results are given in the *High-Side V-I Converter* reference design.

8.2.1.3 Application Curve





Figure 21. Measured Transfer Function for High-Side V-I Converter



8.2.2 Precision, Low-Level Voltage-to-Current (V-I) Converter

The circuit shown in Figure 22 is a precision, low-level voltage-to-current (V-I) converter. The converter translates in input voltage of 0 V to 5 V and output current of 0 μ A to 5 μ A. Figure 23 shows the measured transfer function for this circuit. The low offset voltage and offset drift of the OPA333-Q1 facilitate excellent dc accuracy for the circuit. Figure 24 shows the calibrated error for the entire range of the circuit.



Copyright © 2017, Texas Instruments Incorporated

Figure 22. Low-Level, Precision V-I Converter

8.2.2.1 Design Requirements

The design requirements are as follows:

Supply voltage: 5 V dc
Input: 0 V to 5 V dc
Output: 0 μA to 5 μA dc

8.2.2.2 Detailed Design Procedure

The V-I transfer function of the circuit is based on the relationship between the input voltage, V_{IN} , R_{SET} , and the instrumentation amplifier (INA) gain. During operation, the input voltage divided by the INA gain appears across the set resistor in Equation 1:

$$V_{SFT} = V_{IN} / G_{INA} \tag{1}$$

The current through R_{SET} must flow through the load, so I_{OUT} is V_{SET} / R_{SET} × I_{OUT} remains a well-regulated current as long as the total voltage across R_{SET} and R_{LOAD} does not violate the output limits of the operational amplifier or the input common-mode limits of the INA. The voltage across the set resistor (V_{SET}) is the input voltage divided by the INA gain (that is, V_{SET} = 1 V / 10 = 0.1 V). The current is determined by V_{SET} and R_{SET} shown in Equation 2:

$$I_{OUT} = V_{SET} / R_{SET} = 0.1 \text{ V} / 100 \text{ k}\Omega = 1 \text{ }\mu\text{A}$$
 (2)


A detailed error analysis, design procedure, and additional measured results are given in the *Low-Level V-to-I Converter* reference design.

Product Folder Links: OPA333-Q1

TEXAS INSTRUMENTS

Typical Applications (continued)

8.2.2.3 Application Curves



8.2.3 Composite Amplifier

The circuit shown in Figure 25 is a composite amplifier used to drive the reference on the ADS8881. The OPA333-Q1 provides excellent dc accuracy, and the THS4281 allows the output of the circuit to respond quickly to the transient current requirements of a typical successive approximation register (SAR) data-converter reference input. The ADS8881 system was optimized for THD and achieved a measured performance of –110 dB. The linearity of the ADC is shown Figure 26.




Figure 25. Composite Amplifier Reference Driver Circuit



8.2.3.1 Design Requirements

The design requirements for this block design are:

System supply voltage: 5 V dc
ADC supply voltage: 3.3 V dc
ADC sampling rate: 1 MSPS

ADC reference voltage (VREF): 4.5 V dc

• ADC input signal: A differential input signal with amplitude of $V_{pk} = 4.315 \text{ V}$ (-0.4 dBFS to avoid clipping) and frequency of $f_{IN} = 10 \text{ kHz}$ are applied to each differential input of the ADC

8.2.3.2 Detailed Design Procedure

The two primary design considerations to maximize the performance of a high-resolution SAR ADC are the input driver and the reference driver design. The circuit comprises the critical analog circuit blocks, the input driver, antialiasing filter, and the reference driver. Each analog circuit block should be carefully designed based on the ADC performance specifications to maximize the distortion and noise performance of the data acquisition system while consuming low power. The diagram includes the most important specifications for each individual analog block. This design systematically approaches the design of each analog circuit block to achieve a 16-bit, low-noise and low-distortion data acquisition system for a 10-kHz sinusoidal input signal. The first step in the design requires an understanding of the requirements for an extremely low-distortion input-driver amplifier. This understanding helps in the decision of an appropriate input driver configuration and selection of an input amplifier to meet the system requirements. The next important step is the design of the antialiasing RC filter to attenuate ADC kickback noise while maintaining amplifier stability. The final design challenge is to design a high-precision reference driver circuit that provides the required-value V_{REF} with low offset, drift, and noise contributions.

When designing a very low-distortion data-acquisition block, make sure to understand the sources of nonlinearity. Both the ADC and the input driver introduce nonlinearity in a data-acquisition block. To achieve the lowest distortion, the input driver for a high-performance SAR ADC must have a distortion that is negligible against the ADC distortion. This parameter requires the input driver distortion to be 10 dB less than the ADC THD. This stringent requirement makes sure that the overall THD of the system is not degraded by more than -0.5 dB.

$$THD_{AMP} < THD_{ADC} - 10 \text{ dB}$$
 (3)

Therefore, make sure to choose an amplifier that meets the previous criteria to avoid the system THD from being limited by the input driver. The amplifier nonlinearity in a feedback system depends on the available loop gain. A detailed error analysis, design procedure, and additional measured results are given in the *Data Acquisition Optimized for Lowest Distortion, Lowest Noise* reference design.

8.2.3.3 Application Curve




Figure 26. Linearity of the ADS8881 System

Copyright © 2010–2019, Texas Instruments Incorporated



8.2.4 Temperature Measurement

Figure 27 shows a temperature measurement application.





Figure 27. Temperature Measurement

8.2.5 Single Op-Amp Bridge-Amplifier

Figure 28 shows the basic configuration for a bridge amplifier.




Copyright © 2017, Texas Instruments Incorporated

Figure 28. Single Op-Amp Bridge-Amplifier

8.2.6 Low-Side Current-Monitor

A low-side current shunt monitor is shown in Figure 29. The R_1 through R_6 resistors are operational resistors used to isolate the 16-bit ADS1115-Q1 converter from the noise of the digital I^2C bus.




NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

Figure 29. Low-Side Current-Monitor



8.2.7 High-Side Current Monitor




Copyright © 2017, Texas Instruments Incorporated

- (1) Zener rated for op amp supply capability (that is, 5.1 V for OPA333-Q1).
- (2) Current-limiting resistor.
- (3) Choose zener biasing resistor or dual N-MOSFETs (FDG6301N, NTJD4001N, or Si1034).

Figure 30. High-Side Current Monitor


8.2.8 Thermistor Measurement



Copyright © 2017, Texas Instruments Incorporated

Figure 31. Thermistor Measurement

8.2.9 Precision Instrumentation Amplifier



Copyright © 2017, Texas Instruments Incorporated

Figure 32. Precision Instrumentation Amplifier



9 Power Supply Recommendations

The OPA333-Q1 is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from -40°C to +125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages greater than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place $0.1-\mu F$ bypass capacitors near the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more details on bypass capacitor placement, see the *Layout* section.

10 Layout

10.1 Layout Guidelines

Pay attention to good layout practices. Keep traces short and when possible, use a printed-circuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-μF capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.

Operational amplifiers vary in susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The OPA333-Q1 is specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may still cause varying offset levels.

For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low-thermoelectric-coefficient connections (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 μ V/°C or higher, depending on materials used.

10.2 Layout Example




Figure 33. Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise
- Texas Instruments, ADS1100 Self-Calibrating, 16-Bit Analog-to-Digital Converter
- Texas Instruments, ADS8881x 18-Bit, 1-MSPS, Serial Interface, microPower, Miniature, True-Differential Input, SAR Analog-to-Digital Converter
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers (With OPA333 and OPA333-Q1 as an Example)
- Texas Instruments, High-Side Voltage-to-Current (V-I) Converter
- Texas Instruments, INA152 Single-Supply Difference Amplifier
- Texas Instruments, Low Level (5 μA) V-to-I Converter
- Texas Instruments, REF31xx-Q1 15 ppm/°C Maximum, 100-μA, SOT-23 Series Voltage Reference
- Texas Instruments, Single-Supply Operation Of Operational Amplifiers
- Texas Instruments, THS4281 Very Low-Power, High-Speed, Rail-to-Rail Input and Output Voltage-Feedback Operational Amplifier

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: OPA333-Q1



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA333AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QCNQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA333-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA333AQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA333AQDBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated