

www.ti.com

SBOS598A - DECEMBER 2012-REVISED DECEMBER 2012

36-V, SINGLE-SUPPLY, LOW-POWER OPERATIONAL AMPLIFIER

Check for Samples: OPA170-EP

FEATURES

Supply Range: +2.7V to +36V, ±1.35V to ±18V

Low Noise: 19nV/√Hz

RFI Filtered Inputs

Input Range Includes the Negative Supply

Input Range Operates to Positive Supply

Rail-to-Rail Output

Gain Bandwidth: 1.2MHz

Low Quiescent Current: 110µA per Amplifier

High Common-Mode Rejection: 120dB

Low Bias Current: 15pA (max)

microPackage:

Single in 5-Pin SOT553

APPLICATIONS

- **Tracking Amplifier in Power Modules**
- **Merchant Power Supplies**
- **Transducer Amplifiers**
- **Bridge Amplifiers**
- **Temperature Measurements**
- **Strain Gauge Amplifiers**
- **Precision Integrators**
- **Battery-Powered Instruments**
- **Test Equipment**

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- One Assembly or Test Site
- One Fabrication Site
- Available in Extended (-40°C to 150°C) **Temperature Range** (1)
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- (1) Additional temperature ranges available contact factory

DESCRIPTION

The OPA170 is a 36-V, single-supply, low-noise operational amplifier that features a micro package with the ability to operate on supplies ranging from +2.7V (±1.35V) to +36V (±18V). It offers good offset, drift, and bandwidth with low quiescent current.

Unlike most op amps, which are specified at only one supply voltage, the OPA170 is specified from +2.7V to +36V. Input signals beyond the supply rails do not cause phase reversal. The OPA170 is stable with capacitive loads up to 300pF. The input can operate 100mV below the negative rail and within 2V of the positive rail for normal operation. Note that these devices can operate with full rail-to-rail input 100mV beyond the positive rail, but with reduced performance within 2V of the positive rail.

The OPA170 is available in the SOT553-5 package and is specified from -40°C to +150°C.

Package Footprint (to Scale)





Package Height (to Scale)

DRL (SOT553)

Smallest Packaging for 36V Op Amps

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER	
–40°C to 150°C	SOT553-5 - DRL	OPA170ASDRLTEP	SHN	V62/12627-01XE	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted

			UNIT
Supply voltage		±20, +40 (single supply)	V
Signal input terminals	Voltage	(V-) - 0.5 to (V+) + 0.5	V
Signal input terminals	Current	±10	mA
Output short circuit ⁽²⁾		Continuous	
Operating temperature		-40 to +150	°C
Storage temperature		-65 to +150	°C
Junction temperature		+150	°C
CCD ratio as	Human body model (HBM)	4	kV
ESD ratings	Charged device model (CDM)	750	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

		OPA170		
	THERMAL METRIC(1)	DRL (SOT553)	UNITS	
		5 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	226.8		
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	80.3		
θ_{JB}	Junction-to-board thermal resistance	42.9	90/11	
Ψлт	Junction-to-top characterization parameter	3.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.5		
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

⁽²⁾ Short-circuit to ground, one amplifier per package.

www.ti.com

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25^{\circ}C$, $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.

PARAMETER	, ,	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TEST CONDITIONS	IVIIIN	ITP	IVIAA	UNII
OFFSET VOLTAGE						
Input offset voltage	V _{OS}			0.25	±1.8	mV
Over temperature		T _A = -40°C to +150°C			±2.5	mV
Drift	dV _{os} /dT			±0.3		μV/°C
vs power supply	PSRR	V _S = +4V to +36V		1	±5	μV/V
Channel separation, dc		dc		5		μV/V
INPUT BIAS CURRENT						
Input bias current	I_{B}			±8	±15	pA
Over temperature		T _A = -40°C to +150°C			±8	nA
Input offset current	Ios			±4	±15	pA
Over temperature		T _A = -40°C to +150°C			±8	nA
NOISE						
Input voltage noise		f = 0.1Hz to 10Hz		2		μV _{PP}
		f = 100Hz		22		nV/√ Hz
Input voltage noise density	e _n	f = 1kHz		19		nV/√ Hz
INPUT VOLTAGE						
Common-mode voltage range ⁽¹⁾	V_{CM}		(V-) - 0.1V		(V+) - 2V	V
	OMBB	$V_S = \pm 2V$, $(V-) - 0.1V < V_{CM} < (V+) - 2V$	87	104		dB
Common-mode rejection ratio	CMRR	$V_S = \pm 18V, (V-) - 0.1V < V_{CM} < (V+) - 2V$	100	120		dB
INPUT IMPEDANCE						
Differential				100 3		MΩ pF
Common-mode				6 3		10 ¹² Ω pF
OPEN-LOOP GAIN						
Open-loop voltage gain	A _{OL}	$V_S = +4V \text{ to } +36V,$ $(V-) + 0.35V < V_O < (V+) - 0.35V$	107	130		dB
FREQUENCY RESPONSE						
Gain bandwidth product	GBP			1.2		MHz
Slew rate	SR	G = +1		0.4		V/µs
.		To 0.1%, V _S = ±18V, G = +1, 10V step		20		μs
Settling time	t _S	To 0.01% (12 bit), $V_S = \pm 18V$, $G = +1$, 10V step	28			μs
Overload recovery time		V _{IN} × Gain > V _S		2		μs
Total harmonic distortion + noise	THD+N	$G = +1$, $f = 1$ kHz, $V_O = 3V_{RMS}$		0.0002		%


⁽¹⁾ The input range can be extended beyond (V+) – 2V up to V+. See the *Typical Characteristics* and *Application Information* sections for additional information.

Product Folder Links: OPA170-EP



Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25^{\circ}C$, $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ОИТРИТ	<u> </u>				<u> </u>	
Voltage output swing from rail	Vo					
Positive rail		$I_L = 0$ mA, $V_S = +4V$ to $+36V$	10			mV
Positive rail		I _L sourcing 1mA, V _S = +4V to +36V	130			mV
Negative Deil		$I_L = 0$ mA, $V_S = +4V$ to $+36V$			8	mV
Negative Rail		I_L sinking 1mA, $V_S = +4V$ to +36V			72	mV
Over temperature		$V_S = 5V$, $R_L = 10k\Omega$	(V-) + 0.03	((V+) - 0.05	٧
Over temperature		$R_L = 10k\Omega, A_{OL} \ge 107dB$	(V-) + 0.35		(V+) - 0.35	٧
Short-circuit current	I _{SC}			+17/–20		mA
Capacitive load drive	C_{LOAD}		See Typica	al Characteristi	ics	pF
Open-loop output resistance	R _O	f = 1MHz, I _O = 0A		900		Ω
POWER SUPPLY	<u> </u>				<u> </u>	
Specified voltage range	Vs		+2.7		+36	V
Quiescent current per amplifier	IQ	I _O = 0A		110	145	μA
Over temperature		I _O = 0A			160	μΑ
TEMPERATURE	<u> </u>				<u> </u>	
Specified range			-40		+125	°C
Operating range			-40		+150	°C



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect
- (3) Enhanced plastic product disclaimer applies.

Figure 1. OPA170-EP Operating Life Derating Chart

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS

 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.




Figure 2.




Figure 3.






Figure 4.



OFFSET VOLTAGE vs POWER SUPPLY

Vsupply = ±1.35V to ± 18V
5 Typical Units Shown






Figure 7.

Offset Voltage (µV)


100

-100

-300



 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.







Figure 9.



Output Current (mA)

Figure 10.






Figure 11.






Submit Documentation Feedback

G009



 $V_S = \pm 18 V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S/2$, and $C_L = 100 pF$, unless otherwise noted.







Figure 14.

Figure 15.







Figure 16.

Figure 17.







Figure 19.



 $V_S = \pm 18 V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10 k\Omega$ connected to $V_S/2$, and $C_L = 100 pF$, unless otherwise noted.








Figure 20.

Figure 21.





SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)

60 $R_L = 10k\Omega$ 55 50 45 40 Overshoot (%) 35 30 25 G = + 20 15 $R_{OUT} = 0\Omega$ 10 $R_{OUT} = 25\Omega$ $--R_{OUT} = 50\Omega$ 100 200 300 400 500 600 700 800 900 1000 Capacitive Load (pF) Figure 24.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)




Figure 25.

Submit Documentation Feedback



 $V_S=\pm 18V,\,V_{CM}=V_S/2,\,R_{LOAD}=10k\Omega \text{ connected to }V_S/2,\,\text{and }C_L=100pF,\,\text{unless otherwise noted}.$




Figure 26.




Figure 27.




Figure 28.






Figure 29.

LARGE-SIGNAL STEP RESPONSE





G = +1

Figure 31.

Copyright © 2012, Texas Instruments Incorporated

Submit Documentation Feedback



 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.



APPLICATION INFORMATION

The OPA170 operational amplifier provides high overall performance. This device is ideal for many general-purpose applications. The excellent offset drift of only $2\mu V/^{\circ}C$ provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A_{OL} . As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, $0.1\mu F$ capacitors are adequate.

OPERATING CHARACTERISTICS

The OPA170 is specified for operation from 2.7V to 36V (±1.35V to ±18V). Many of the specifications apply from -40°C to +150°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

GENERAL LAYOUT GUIDELINES

For best operational performance of the device, good printed circuit board (PCB) layout practices are recommended. Low-loss, 0.1µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA170 extends 100mV below the negative rail and within 2V of the positive rail for normal operation.

This device can operate with full rail-to-rail input 100mV beyond the positive rail, but with reduced performance within 2V of the positive rail. The typical performance in this range is summarized in Table 1.

PHASE-REVERSAL PROTECTION

The OPA170 has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA170 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 38.




Figure 38. No Phase Reversal

Table 1. Typical Performance Range

PARAMETER	MIN	TYP	MAX	UNIT
Input Common-Mode Voltage	(V+) – 2		(V+) + 0.1	V
Offset voltage		7		mV
vs Temperature		12		μV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
Gain-bandwidth product		0.3		MHz
Slew rate		0.3	·	V/µs

Product Folder Links: OPA170-EP



CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPA170 have been optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, ROLLT equal to 50Ω) in series with the output. Figure 39 and Figure 40 illustrate graphs of small-signal overshoot versus capacitive load for several values of ROUT. Also, refer to Applications Bulletin AB-028, Feedback Plots Define Op Amp AC Performance (literature number SBOA015, available for download from the TI website), for details of analysis techniques and application circuits.




Figure 39. Small-Signal Overshoot versus Capacitive Load (100mV Output Step, G = +1)




Figure 40. Small-Signal Overshoot versus Capacitive Load (100mV Output Step, G = -1)

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the Absolute Maximum Ratings. Figure 41 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 41. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.



www.ti.com

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation. However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

Submit Documentation Feedback

www.ti.com 7-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA170ASDRLTEP	ACTIVE	SOT-5X3	DRL	5	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	DAQ	Samples
V62/12627-01XE	ACTIVE	SOT-5X3	DRL	5	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	DAQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Apr-2024

OTHER QUALIFIED VERSIONS OF OPA170-EP:

Catalog : OPA170

• Automotive : OPA170-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA170ASDRLTEP	SOT-5X3	DRL	5	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017




*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	OPA170ASDRLTEP	SOT-5X3	DRL	5	250	202.0	201.0	28.0	



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated