

# LP2981x 100mA, Low-Dropout Regulator in SOT-23 Package

## 1 Features

- Input voltage (V<sub>IN</sub>) range:
  - Legacy chip: 2.2V to 16V
  - New chip: 2.5V to 16V
- Output voltage (V<sub>OUT</sub>) range: 1.2V to 5.0V
- Output voltage (V<sub>OUT</sub>) accuracy:
  - ±0.75% for A-grade legacy chip
  - ±1.25% for standard-grade legacy chip
  - ±0.5% for new chip (A-grade and standard grade)
- Output Voltage (VOLT) accuracy over load, and temperature: ±1% (new chip)
- Output current: Up to 100mA
- Low  $I_O$  (new chip):  $69\mu A$  at  $I_{LOAD} = 0 mA$
- Low  $I_Q$  (new chip): 620 $\mu$ A at  $I_{LOAD}$  = 100mA
- Shutdown current over temperature:
  - < 1µA (legacy chip)</p>
  - $\le 1.75 \mu A \text{ (new chip)}$
- Output current limiting and thermal protection
- Stable with 2.2µF ceramic capacitors (new chip)
- High PSRR (new chip):
  - 75dB at 1kHz, 45dB at 1MHz
- Operating junction temperature: -40°C to +125°C
- Package: 5-pin SOT-23 (DBV)

# 2 Applications

- **Electricity meters**
- Micro inverters
- Server PSU (12V output)
- Residential breakers
- Single and multiaxis servo drives

# 3 Description

The LP2981 and LP2981A (LP2981x) are fixedlow-dropout (LDO) voltage regulators supporting an input voltage range from 2.5V to 16V (for new chip only) and up to 100mA of load current. The LP2981x support an output range of 1.2V to 5.0V (new chip).

Additionally, the LP2981x (new chip) has a ±1% output accuracy across load and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.


In the new chip, wide bandwidth PSRR performance is 75dB at 1kHz and 45dB at 1MHz to help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.

In the new chip, the internal soft-start mechanism reduces inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.


**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LP2981x	DBV (SOT-23, 5)	2.9mm × 2.8mm

- (1) For more information, see the Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application Circuit** 



**Dropout Voltage vs Temperature (New Chip)** 



# **Table of Contents**

1 Features	1	7 Application and Implementation	17
2 Applications	1	7.1 Application Information	17
3 Description		7.2 Typical Application	20
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations	22
5 Specifications	3	7.4 Layout	23
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	
5.2 ESD Ratings	4	8.1 Device Nomenclature	24
5.3 Recommended Operating Conditions		8.2 Documentation Support	24
5.4 Thermal Information		8.3 Receiving Notification of Documentation Update	
5.5 Electrical Characteristics	5	8.4 Support Resources	24
5.6 Typical Characteristics		8.5 Trademarks	24
6 Detailed Description		8.6 Electrostatic Discharge Caution	24
6.1 Overview		8.7 Glossary	
6.2 Functional Block Diagrams		9 Revision History	
6.3 Feature Description		10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes		Information	25



# 4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)

**Table 4-1. Pin Functions** 

	PIN		DESCRIPTION
NO.	NAME	IIPE	DESCRIPTION
1	IN	I	Input supply pin. Use a capacitor with a value of $1\mu F$ or larger from this pin to ground. See the <i>Input Capacitor</i> section for more information.
2	GND	_	Common ground (device substrate).
3	ON/OFF	I	Enable pin for the LDO. Driving the $ON/\overline{OFF}$ pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to $V_{IN}$ if unused.
4	NC	_	Do not connect.
5	OUT	0	Output of the regulator. Use a capacitor with a value of 2.2µF or larger from this pin to ground <sup>(1)</sup> . See the <i>Output Capacitor</i> section for more information.

<sup>(1)</sup> The nominal output capacitance must be greater than 1µF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1µF.

# 5 Specifications

# **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

	· ·	MIN	MAX	UNIT
V	Continuous input voltage range (for legacy chip)	-0.3	16	
V <sub>IN</sub>	Continuous input voltage range (for new chip)	-0.3	18	
	Output voltage range (for legacy chip)	-0.3	9	
V <sub>OUT</sub>	Output voltage range (for new chip)	-0.3	V <sub>IN</sub> + 0.3 or 9 (whichever is smaller)	V
.,	ON/OFF pin voltage range (for legacy chip)	-0.3	16	
V <sub>ON/OFF</sub>	ON/OFF pin voltage range (for new chip)	-0.3	18	
V V	Input-output voltage (for legacy chip)	-0.3	16	
V <sub>IN</sub> – V <sub>OUT</sub>	Input-output voltage (for new chip)	-0.3	18	
Current	Maximum output current	Internally	limited	mA
Tomporatura	Operating junction, T <sub>J</sub>	-55	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages with respect to GND.



# 5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	±1000	V
		Machine model (MM)	±100	N/A	

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V	Supply input voltage (for legacy chip)	2.2		16	
V <sub>IN</sub>	Supply input voltage (for new chip)	2.5		16	
V V	Input-output differential (for legacy chip)	0.7		11	
$V_{IN} - V_{OUT}$	Input-output differential (for new chip)	0		16	V
V <sub>OUT</sub>	Output voltage (for new chip)	1.2		5	
	Enable voltage (for legacy chip)	0		V <sub>IN</sub>	
V <sub>ON/OFF</sub>	Enable voltage (for new chip)	0		16	
I <sub>OUT</sub>	Output current	0		100	mA
C <sub>IN</sub> (1)	Input capacitor		1		
6	Output capacitor (for legacy chip) (4)	3.3			μF
C <sub>OUT</sub>	Output capacitance (for new chip) (1)	1	2.2	200	
C <sub>OUT</sub> ESR (2)	Output capacitor ESR (for new chip) (3)	0		1	Ω
T <sub>J</sub>	Operating junction temperature	-40		125	°C

- (1) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF minimum for stability.
- (2) Details related to supported ESR range for the legacy chip are available in sections Recommended Capacitors for the Legacy Chip and Output Capacitor.
- (3) Maximum supported ESR range for new chip is 1Ω. For output capacitor with higher ESR values, place a low ESR MLCC capacitor.
- (4) Details related to minimum required output capacitor for legacy chip are available in section Output Capacitor .

#### 5.4 Thermal Information

			New Chip (2)	
	THERMAL METRIC (1)	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	205.2	178.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	11.83	77.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.7	47.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	12.2	15.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.8	46.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the *Impact of board layout on LDO thermal performance* application report.



# **5.5 Electrical Characteristics**

specified at T<sub>J</sub> = 25 °C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
				Legacy chip (Standard grade)	-1.25		1.25	
		I <sub>L</sub> = 1 mA	Legacy chip (A grade)	-0.75		0.75		
			New chip	-0.5		0.5		
			Legacy chip (Standard grade)	-2.0		2.0	0,	
$\Delta V_{OUT}$	Output voltage tolerance	1 mA < I <sub>L</sub> < 100 mA	Legacy chip (A grade)	-1.0		1.0	%	
			New chip	-0.5		0.5		
			Legacy chip (Standard grade)	-3.5		3.5		
		1 mA < I <sub>L</sub> < 100 mA, −40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip (A grade)	-2.5		2.5		
			New chip	-1		1		
		$V_{O(NOM)} + 1 V \le V_{IN} \le 16 V$	Legacy chip		0.007	0.014		
$\Delta V_{OUT(\Delta VIN)}$ Line regulation	Line regulation	VO(NOM) + 1 V = V N = 10 V	New chip		0.002	0.014	%/V	
	Line regulation	$V_{O(NOM)} + 1 \text{ V} \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	Legacy chip		0.007	0.032	707 V	
			New chip		0.002	0.032		
$\Delta V_{OUT(\Delta)}$	Load regulation	$1 \text{ mA} < I_L < 100 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}, V_{IN} = V_{O(NOM)} + 0.5 \text{ V}$	New chip		0.1	0.5	%/A	
		$I_{OUT} = 0 \text{ mA}$ $I_{OUT} = 0 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	Legacy chip		1	3		
			New chip		1	2.75		
			Legacy chip			5		
			New chip			3		
		I <sub>OUT</sub> = 1 mA	Legacy chip		7	10		
		1001	New chip		11.5	14		
		I <sub>OUT</sub> = 1 mA, -40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip			15		
V <sub>IN</sub> - V <sub>OUT</sub>	Dropout voltage <sup>(1)</sup>	1001 1 111/1, 40 0 = 1j = 120 0	New chip			17	mV	
VIN - VOUT	Bropout voltage	I <sub>OUT</sub> = 25 mA	Legacy chip		70	100	111 V	
		1001 20 1111	New chip		110	132		
		I <sub>OUT</sub> = 25 mA, -40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip			150		
		.001 20 10 0 2 172 120 0	New chip			167		
		I <sub>OUT</sub> = 100 mA	Legacy chip		200	250		
		1001	New chip		160	175		
		I <sub>OUT</sub> = 100 mA, –40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip			375		
	1.001	New chip			218			



# **5.5 Electrical Characteristics (continued)**

specified at T<sub>J</sub> = 25 °C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNI
		I <sub>OUT</sub> = 0 mA	Legacy chip	65	95	
		1001 - 0 1114	New chip	69	95	
		1 -0 mA 40°C < T < 125°C	Legacy chip		125	
		$I_{OUT} = 0 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		123	
		1 4 4	Legacy chip	80	110	
		I <sub>OUT</sub> = 1 mA	New chip	78	110	
		1 A 4000 1T 140500	Legacy chip		170	
		$I_{OUT} = 1 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip	,	140	
			Legacy chip	200	300	
		I <sub>OUT</sub> = 25 mA	New chip	225	295	
$I_{GND}$	GND pin current		Legacy chip		550	μΑ
		$I_{OUT} = 25 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		345	
			Legacy chip	600	1000	
		I <sub>OUT</sub> = 100 mA	New chip	620	790	
		Legacy chip		1700		
	$I_{OUT} = 100 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		950		
			Legacy chip	0.01	0.8	
		$V_{ON/OFF} < 0.3 \text{ V}, V_{IN} = 16 \text{ V}$	New chip	1.25	1.75	
		$V_{ON/OFF} < 0.15 \text{ V}, V_{IN} = 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 105^{\circ}\text{C}$		0.05	2	
		ON/OFF COST, CINC. COST,	Legacy chip		5	
		$V_{ON/OFF} < 0.15 \text{ V}, V_{IN} = 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip	1.12		
V <sub>UVLO+</sub>	Rising bias supply UVLO	V <sub>IN</sub> rising, –40°C ≤ T <sub>J</sub> ≤ 125°C		2.2	2.4	V
V <sub>UVLO-</sub>	Falling bias supply UVLO	V <sub>IN</sub> falling, –40°C ≤ T <sub>J</sub> ≤ 125°C	New chip	1.9		٧
V <sub>UVLO(HYST)</sub>	UVLO hysteresis	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.130		V
	Ch and a street assument	D = 0.0 (standy state)	Legacy chip	150		^
O(SC)	Short output current	$R_L$ = 0 Ω (steady state)	New chip	150		mA
			Legacy chip	0.5		
		Low = Output OFF	New chip	0.72		
		Low = Output OFF, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J}$	Legacy chip	,	0.15	
	ON/OFF: 1	≤ 125°C	New chip		0.15	.,
V <sub>ON/OFF</sub>	ON/OFF input voltage		Legacy chip	1.4		V
		High = Output ON	New chip	0.85		
		High = Output ON, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 10^{\circ}$	Legacy chip	1.6		
		125°C	New chip	1.6		
			Legacy chip	0.01		
		V <sub>ON/OFF</sub> = 0 V	New chip	0.42		
		$V_{ON/OFF} = 0 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 10^{\circ}\text{C}$	Legacy chip		-1	
		125°C	New chip		-0.9	
ON/OFF	ON/OFF input current		Legacy chip	5		μA
		V <sub>ON/OFF</sub> = 5 V	New chip	0.011		
		V	Legacy chip	0.011	15	
		$V_{ON/OFF} = 5 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$				



# **5.5 Electrical Characteristics (continued)**

specified at  $T_J$  = 25 °C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Peak output current	V >V F9/ (stoody state)	Legacy chip		400		mA
I <sub>O(PK)</sub>	reak output current	V <sub>OUT</sub> ≥ V <sub>O(NOM)</sub> –5% (steady state)	New chip		350		IIIA
A\/ /A\/	Dinnle rejection	f = 1 kH = C = 10 vF	Legacy chip		63		٩D
$\Delta V_{O}/\Delta V_{IN}$ Ripple rejection	f = 1 kHz, C <sub>OUT</sub> = 10 μF	New chip		75		dB	
V		Bandwidth = 300 Hz to 50 kHz, $C_{OUT}$ = 2.2 $\mu$ F, $V_{OUT}$ = 3.3 V, $I_{LOAD}$ = 150 mA	Legacy chip		160		μ <sub>VRM</sub>
V <sub>n</sub> Output noise voltage		Bandwidth = 300 Hz to 50 kHz, $C_{OUT}$ = 2.2 $\mu$ F, $V_{OUT}$ = 3.3 V, $I_{LOAD}$ = 150 mA	New chip		140		s
T <sub>sd+</sub>	Thermal shutdown	Shutdown, temperature increasing	New chip		170		°C
T <sub>sd-</sub>	threshold	Reset, temperature decreasing	new chip		150		

<sup>(1)</sup> Dropout voltage (V<sub>DO</sub>) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. V<sub>DO</sub> is measured with V<sub>IN</sub> = V<sub>OUT(nom)</sub> – 100 mV for fixed output devices.



# 5.6 Typical Characteristics




Figure 5-1. Output Voltage vs Load Current (Legacy Chip)





Figure 5-3. Load Regulation vs Temperature (New Chip)



3.315 TEMP (°C) 3.31 -40 25 - 125 3.305 Vout (V) 3.3 3.295 3.29 3.285 3.28 60 40  $V_{IN} = 4.3V$ ,  $V_{OUT} = 3.3V$ 

Figure 5-2. Output Voltage vs Load Current (New Chip)




Figure 5-4. Output Voltage vs Temperature (New Chip)





Figure 5-6. Output Voltage vs  $V_{\text{IN}}$  and Temperature (New Chip)









Figure 5-7. Line Regulation vs  $V_{\text{IN}}$  and Temperature (New Chip)

Figure 5-8. Dropout Voltage (V<sub>DO</sub>) vs Temperature (New Chip)







Figure 5-9. Dropout Voltage (V<sub>DO</sub>) vs Load Current (New Chip)

Figure 5-10. Ground Pin Current (I<sub>GND</sub>) vs Temperature (New Chip)







Figure 5-11. Ground Pin Current (I<sub>GND</sub>) vs Load Current (New Chip)

Figure 5-12. Input Current vs Input Voltage (V<sub>IN</sub>) (New Chip)










Figure 5-19. Short-Circuit Current vs Output Voltage (V<sub>OUT</sub>) (New Chip)




Figure 5-20. Ripple Rejection vs Load Current (I<sub>L</sub>) and Frequency (New Chip)




Figure 5-21. Ripple Rejection vs Output Capacitor ( $C_L$ ) and Frequency (New Chip)




Figure 5-22. Output Noise Density vs Load Current (I<sub>L</sub>)
Frequency (New Chip)




Figure 5-23. Output Noise Density vs Output Capacitor (C<sub>L</sub>)
Frequency (New Chip)





Figure 5-24. Output Reverse Leakage vs Temperature (New Chip)







# **6 Detailed Description**

## 6.1 Overview

The LP2981 and LP2981A (LP2981x) are fixed-output, high PSRR, low-dropout regulators that offer exceptional, cost-effective performance for both portable and non-portable applications. The new chip has an output tolerance of  $\pm 1\%$  across load and temperature variation. The new chip is capable of delivering 100mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown and output enable. The new chip has a built-in soft-start mechanism for controlled inrush current and provide internal output pulldown mechanism. This device delivers excellent line and load transient performance. The operating ambient temperature range of the devices is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

# **6.2 Functional Block Diagrams**




Figure 6-1. Functional Block Diagram (Legacy Chip)




Figure 6-2. Functional Block Diagram (New Chip)

# **6.3 Feature Description**

## 6.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled when the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

For the legacy chip, apply a signal with a slew rate of ≥40mV/µs. A slow slew rate can cause the shutdown function to operate incorrectly.

For the new chip, there are no slew rate restrictions. Also, the new chip devices have an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin to actively discharge the output voltage.

## 6.3.2 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

## 6.3.3 Current Limit

## 6.3.3.1 Current Limit (Legacy Chip)

The internal current-limit circuit is used to protect the LP2981x against high-load current faults or shorting events. This device is not designed to operate in a steady-state current limit. During a current-limit event, the device sources constant current. Therefore, the output voltage falls when load impedance decreases. If a current limit occurs and the resulting output voltage is low, excessive power can be dissipated across the LDOs resulting in a thermal shutdown of the output. A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If V<sub>OUT</sub> is forced below 0V before ON/OFF goes high and the load current required exceeds the foldback current limit, the device can not start up correctly.

#### 6.3.3.2 Current Limit (New Chip)

This device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I<sub>CL</sub>). I<sub>CL</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-3 shows a diagram of the current limit.




Figure 6-3. Current Limit

# 6.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

#### 6.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical). Thermal shutdown circuit specifications are defined in the *Electrical Characteristics*.

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 6.3.6 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V<sub>ON/OFF</sub> < V<sub>ON/OFF</sub>(LOW))
- If 1.0V < V<sub>IN</sub> < V<sub>UVLO</sub>

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

#### 6.4 Device Functional Modes

Table 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

Table 6-1. Device Functional Mode Comparison

ODEDATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>ON/OFF</sub>	I <sub>OUT</sub>	TJ		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V <sub>ON/OFF</sub> > V <sub>ON/OFF(HI)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	T <sub>J</sub> < T <sub>SD(shutdown)</sub>		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V <sub>ON/OFF</sub> > V <sub>ON/OFF(HI)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	T <sub>J</sub> < T <sub>SD(shutdown)</sub>		
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>ON/OFF</sub> < V <sub>ON/</sub> OFF(LOW)	Not applicable	$T_J > T_{SD(shutdown)}$		

## 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

## 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

## 6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The LP2981x is a linear voltage regulator operating from 2.5V to 16V (new chip) on the input and regulates voltages between 1.2V to 5V with ±1% accuracy (across line, load and temperature) and 100mA maximum output current.

Successfully implementing an LDO in an application depends on the application requirements. If the requirements are simply input voltage and output voltage, compliance specifications (such as internal power dissipation or stability) must be verified to provide a solid design. If timing, start-up, noise, power supply rejection ratio (PSRR), or any other transient specification is required, then the design becomes more challenging.

## 7.1.1 Recommended Capacitor Types

#### 7.1.1.1 Recommended Capacitors (Legacy Chip)

## 7.1.1.1.1 Tantalum Capacitors

For the legacy chip, tantalum capacitors are the best choice for use at the output of the LDO. Most good quality tantalums can be used with the device (legacy chip), but check the manufacturer data sheet to verify that the ESR is in range. At lower temperatures, as ESR increases, a capacitor with ESR, near the upper limit for stability at room temperature can cause instability. For very low temperature applications, output tantalum capacitors can be used in parallel configuration to prevent the ESR from going up too high.

## 7.1.1.1.2 Ceramic Capacitors

For the legacy chip, ceramic capacitors are not recommended for use at the output of the LDO. This recommendation is because the ESR of a ceramic can be low enough to go below the minimum stable value for the LP2981x (legacy chip). A measured 2.2 $\mu$ F ceramic capacitor is verified to have an ESR of approximately 15m $\Omega$ , which is low enough to cause oscillations. If a ceramic capacitor is used on the output, a 1 $\Omega$  resistor is required to be placed in series with the capacitor.

#### 7.1.1.1.3 Aluminum Capacitors

For the legacy chip, aluminum electrolytics are not typically suggested for use with the LDO, because of the large physical size. These aluminum capacitors must meet the same ESR requirements over the operating temperature range, more difficult because of the steep increase at cold temperature. An aluminum electrolytic can exhibit an ESR increase of as much as 50x when going from +20°C to -40°C. Also, some aluminum electrolytics are not operational below -25°C because the electrolyte can freeze.

# 7.1.1.2 Recommended Capacitors (New Chip)

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Maximum supported ESR range across complete temperature ( $-40^{\circ}$ C to  $125^{\circ}$ C) and load current range (0mA-50mA) is less than  $1\Omega$ . If adding to an existing implementation, where different types of capacitors with higher ESR are used, place a low ESR MLCC capacitor with a 100nF value as close as possible to the device output pin ( $V_{OLIT}$ ).

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

# 7.1.2 Input and Output Capacitor Requirements

#### 7.1.2.1 Input Capacitor

For the legacy chip, an input capacitor  $(C_{IN}) \ge 1\mu F$  is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5\Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

## 7.1.2.2 Output Capacitor

#### 7.1.2.2.1 Output Capacitor (Legacy Chip)

The output capacitor must meet both the requirement for minimum amount of capacitance and equivalent series resistance (ESR) value. Curves are provided that show the allowable ESR range as a function of load current for various output voltages and capacitor values (see Figure 7-3, Figure 7-4, Figure 7-5, and Figure 7-6).

- Minimum C<sub>OUT</sub>: 3.3µF (can be increased without limit to improve transient response stability margin)
- ESR range: See Figure 7-3, Figure 7-4, Figure 7-5, and Figure 7-6.

Both the minimum capacitance and ESR requirement must be met over the entire operating temperature range. Depending on the type of capacitor used, both of these parameters can vary significantly with temperature (see the *Recommended Capacitors (Legacy Chip)* section).

#### 7.1.2.2.2 Output Capacitor (New Chip)

Dynamic device performance is improved by using an output capacitor. Use an output capacitor, preferably ceramic capacitors, within the range (both capacitance and max ESR) specified in the *Recommended Operating Conditions* table for stability.

#### 7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter  $(\psi_{JT})$  and junction-to-board characterization parameter  $(\psi_{JB})$ . These parameters provide two methods for calculating the junction temperature  $(T_J)$ , as described in the following equations. Use the junction-to-top characterization parameter  $(\psi_{JT})$  with the temperature at the top-center of the device package  $(T_T)$  to calculate the junction temperature. Use the junction-to-board characterization parameter  $(\psi_{JB})$  with the PCB surface temperature 1mm from the device package  $(T_B)$  to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{2}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{3}$$

where:

 T<sub>B</sub> is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use these metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

# 7.1.4 Power Dissipation (PD)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

#### Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{5}$$

Thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note,  $R_{\theta JA}$  can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

#### 7.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3 \text{ V}$ .

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.



Figure 7-1 shows one approach for protecting the device.





Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

# 7.2 Typical Application



- A. Minimum C<sub>OUT</sub> value for stability (can be increased without limit for improved stability and transient response).
- B.  $ON/\overline{OFF}$  must be actively terminated. Connect to  $V_{IN}$  if shutdown feature is not used.
- C. For the new chip, pin 4 (NC) is not internally connected.

Figure 7-2. LP2981x Typical Application

## 7.2.1 Design Requirements

Table 7-1 lists the parameters for this application.

Table 7-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT		
Input voltage	12 V ±10%, provided by an external regulator		
Output voltage	3.3 V ±1%		
Output current	100 mA (maximum), 1 mA (minimum)		
RMS noise, 300 Hz to 50 kHz	< 1 mV <sub>RMS</sub>		
PSRR at 1 kHz	> 40 dB		



# 7.2.2 Detailed Design Procedure

# 7.2.2.1 ON and OFF Input Operation

The LP2981x is shut off by pulling the ON/OFF input low, and turned on by driving the input high. If this feature is not to be used, the ON/OFF input must be tied to V<sub>IN</sub> to keep the regulator on at all times (the ON/OFF input must **not** be left floating).

For proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on or turn-off voltage thresholds which specify an ON or OFF state (see the Electrical Characteristics ).

The ON/OFF signal can come from either a totem-pole output, or an open-collector output with pullup resistor to the LP2981 and LP2891A input voltage or another logic supply. The high-level voltage can exceed the LP2981 and LP2891A input voltage, but must remain within the ratings list in the Absolute Maximum Ratings for the ON/OFF pin.

# 7.2.3 Application Curves





Figure 7-3. 5V, 3.3µF ESR Curves (Legacy Chip)






Figure 7-4. 5V, 10µF ESR Curves (Legacy Chip)





Figure 7-6. 3.0V, 10µF ESR Curves (Legacy Chip)



# 7.2.3 Application Curves (continued)



# 7.3 Power Supply Recommendations

The LP2981x is designed to operate from an input voltage supply range between 2.5V and 16V (for the new chip). The input voltage range provides adequate headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



# 7.4 Layout

## 7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed-circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

# 7.4.2 Layout Example




Figure 7-12. Recommended Layout



# 8 Device and Documentation Support

#### 8.1 Device Nomenclature

**Table 8-1. Available Options** 

The second secon								
PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>							
LP2981c-xxyyyz	c is the accuracy specification for the legacy chip ( <i>A</i> or blank). See the <i>Electrical Characteristics</i> for more information. This character is insignificant for the new chip. yyy is the package designator (DBV = SOT-23). z is the reel designator size. See the Package Addendum for more information on package quantity. xx is the nominal output voltage (for example, 33 = 3.3V; 50 = 5.0V). This device ships with either the legacy chip (CSO: DLN or GF8) or the new chip (CSO: RFB), which uses the latest manufacturing flow. The reel packaging label provides CSO information to distinguish which chip is used. Device performance for new and legacy chips is denoted throughout the document.							

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

# **8.2 Documentation Support**

#### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, LDO Noise Demystified application note
- Texas Instruments, LDO PSRR Measurement Simplified application note
- Texas Instruments, A Topical Index of TI LDO Application Notes application note
- Texas Instruments, Know Your Limits application note

# 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision H (May 2024) to Revision I (February 2025)	Page
•	Added LP2981A information throughout document	1
•	Added clarification to last sentence of <i>Description</i> secion that the soft-start mechanism refers to the	
	new chip	1
•	new chipChanged description of NC (pin 4)	3
•	Changed Short-Circuit Current vs Time (New Chip), Instantaneous Short-Circuit Current vs Temperatu	re
	(New Chip), Short-Circuit Current vs Output Voltage (V <sub>OUT</sub> ) (New Chip) curves	8
•	Changed Overview section	13
•	Changed Functional Block Diagrams section	13
•	Changed Output Enable section	14
•	Added Current Limit (Legacy Chip) and Current Limit (New Chip) sections	14
•	Added maximum supported ESR range discussion to Recommended Capacitors (New Chip) section	17
•	Changed Output Capacitor section	18
•	Changed Device Nomenclature section	24
C	hanges from Revision G (July 2016) to Revision H (December 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed entire document to align with current family format	1
•	Added M3 devices to document	1
•	Added Device Nomenclature section	<mark>2</mark> 4
•	Added three references to Related Documentation	24

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 18-Nov-2024

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2981-28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LP5G	Samples
LP2981-28DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LP5G	Samples
LP2981-28DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP5G	Samples
LP2981-29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP3G	Samples
LP2981-30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LP7G, LP7L)	Samples
LP2981-30DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LP7G, LP7L)	Samples
LP2981-33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LPBG, LPBL)	Samples
LP2981-33DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPBG, LPBL)	
LP2981-50DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LPDG, LPDL)	Samples
LP2981-50DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPDG, LPDL)	Samples
LP2981-50DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPDG, LPDL)	
LP2981A-28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LP6G, LP6L)	Samples
LP2981A-28DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LP6G, LP6L)	Samples
LP2981A-29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LRBG	Samples
LP2981A-30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LP8G, LP8L)	Samples
LP2981A-30DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP8G	Samples
LP2981A-30DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP8G	Samples
LP2981A-33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LPCG, LPCL)	Samples
LP2981A-33DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPCG	Samples
LP2981A-33DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPCG	Samples

# PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP2981A-50DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(LPEG, LPEL)	Samples
LP2981A-50DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG, LPEL)	Samples
LP2981A-50DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG, LPEL)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Feb-2025

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2981-28DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-28DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-30DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981-33DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981A-28DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981A-30DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-30DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-33DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981A-33DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-33DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 23-Feb-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2981-28DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981-28DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981-30DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981-33DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981A-28DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981A-30DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-30DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981A-33DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981A-33DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-33DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981A-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated