

LMH0376

3 Gbps HD/SD SDI Low Power Reclocker with Integrated Eye Monitor and 4:1 Input Mux

Check for Samples: [LMH0376](#)

FEATURES

- **SMPTE ST 424, SMPTE ST 292, and SMPTE ST 259-C Compliant**
- **Supports 125 Mbps, 270 Mbps, 1.4835 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation**
- **Supports DVB-ASI at 270 Mbps and MADI at 125 Mbps**
- **100 mW Typical Power Consumption (145 mW with Both Output Drivers Enabled)**
- **Integrated 4:1 Multiplexed Input with 0-60" FR4 Equalizer and Independent Signal Detect on Each Channel**
- **Two Differential, Reclocked Outputs with Option of Recovered Clock**
- **Output De-Emphasis to Compensate for up to 40" of FR4 Trace Losses**
- **64 x 64 Point Eye Opening Monitor**
- **27 MHz External Reference or Reference-less Operation**
- **Internally Terminated 100Ω Inputs with Rail-to-Rail Input Common Mode Voltage**
- **Internally Terminated 100Ω LVDS Outputs with Programmable Output Common Mode Voltage and Swing**
- **Single 2.5V Supply Operation**
- **Power Save Mode with Device Power Down Control**
- **48-Pin WQFN Package (7 x 7 mm)**
- **Industrial Temperature Range: -40°C to +85°C**
- **Footprint Compatible with the LMH0356 in Pin Mode**

APPLICATIONS

- **SMPTE ST 424, SMPTE ST 292, and SMPTE ST 259 Serial Digital Interfaces**
- **Broadcast Video Routers, Switchers, and Distribution Amplifiers**

DESCRIPTION

The LMH0376 3 Gbps HD/SD SDI Low Power Reclocker with Integrated Eye Monitor and 4:1 Input Mux retimes serial digital video data conforming to the SMPTE ST 424, SMPTE ST 292, and SMPTE ST 259-C standards. The reclocker operates at serial data rates of 125 Mbps, 270 Mbps, 1.4835 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps.

The LMH0376 automatically detects the incoming data rate and retimes the data to suppress accumulated jitter. The reclocker recovers the serial data-rate clock and optionally provides it as an output.

The LMH0376 includes an integrated 4:1 input multiplexer for selecting one of four input data streams for retiming. Each of the four inputs has an FR4 equalizer capable of equalizing 0-60" of FR4 trace length. Each input also includes independent signal detection with a programmable threshold.

The LMH0376 has two differential serial data outputs and offers flexibility in selecting the output signals between the reclocked data, recovered clock, bypassed data, or the bypassed data from an independently selected input channel. The output drivers offer programmable de-emphasis for up to 40" of FR4 trace losses, in addition to programmable common mode voltage and swing for flexible interfacing.


The LMH0376 provides a 64 x 64 point eye monitor for analyzing the eye quality of the incoming signal.

The LMH0376 supports two modes of operation. In pin mode, the LMH0376 operates with control pins to set its operating state, and is footprint compatible with the LMH0356 reclocker. In SPI mode, an optional SPI serial interface can be used to configure and monitor multiple LMH0376 devices in a daisy-chain configuration.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Typical Application




SVA-30149001

Block Diagram




SVA-30149003

Connection Diagrams



SVA-30149002

Figure 1. Pin Mode (non-SPI) / SPI_EN = GND / LMH0356 Compatible



SVA-30149013

NOTE: The exposed die attach pad is the primary negative electrical terminal for this device. It must be connected to the negative power supply voltage.

**Figure 2. SPI Mode / SPI_EN = V_{CC}
48-Pin WQFN
See Package Number RHS 48**

Table 1. PIN DESCRIPTIONS – Pin Mode (non-SPI) / SPI_EN = GND / LMH0356 Compatible

Pin	Name	I/O, Type	Description
1, 2	SDI0, $\overline{\text{SDI0}}$	I, SDI	Serial data differential input 0.
4, 5	SDI1, $\overline{\text{SDI1}}$	I, SDI	Serial data differential input 1.
7, 8	SDI2, $\overline{\text{SDI2}}$	I, SDI	Serial data differential input 2.
9	ENABLE	I, LVCMOS	Device enable. This pin has an internal pullup. H = Device enabled (normal operation). L = Device powered down.
10, 11	SDI3, $\overline{\text{SDI3}}$	I, SDI	Serial data differential input 3.
15	BYPASS	I, LVCMOS	Reclocker bypass. This pin has an internal pulldown. H = Reclocking bypassed. L = Normal operation.
16	$\overline{\text{MUTE}}$	I, LVCMOS	Output mute. This pin has an internal pullup. H = Normal operation. L = SDO0 and SDO1 outputs are muted.
17	SPI_EN	I, LVCMOS	SPI register access enable. This pin has an internal pulldown. H = SPI register access mode. L = Pin mode.
18	XTAL_IN	I, ANALOG	External crystal or clock input for optional 27 MHz external reference. When not used (i.e. referenceless mode), connect to ground.
22	XTAL_OUT	O, ANALOG	External crystal or clock output.
24	LOCK_DETECT	O, LVCMOS	PLL lock detect status. H = PLL locked. L = PLL not locked.
28, 29	$\overline{\text{SDO1}}$, SDO1	O, LVDS	Serial data differential output 1.
32, 33	$\overline{\text{SDO0}}$, SDO0	O, LVDS	Serial data differential output 0.
36	SD/ $\overline{\text{HD}}$	O, LVCMOS	Data rate range indication. H = Locked data rate is SD. L = Locked data rate is 3G or HD (or PLL unlocked).
37	SCO_EN	I, LVCMOS	Serial clock output enable for SDO1. This pin has an internal pulldown. H = SDO1 output is serial clock. L = SDO1 output is serial data.
43, 44	LF1, LF2	I, Analog	Loop filter. Connect a 56 nF capacitor between LF1 and LF2.
45, 46	RATE0, RATE1	I, LVCMOS	Data rate select inputs. RATE0 and RATE1 each has an internal pulldown.
47, 48	SEL0, SEL1	I, LVCMOS	Input channel select inputs. SEL0 and SEL1 each has an internal pulldown.
3, 6, 12, 14, 30, 31, 34, 35	V _{CC}	Power	Positive power supply (2.5V).
DAP, 13, 19, 20, 21, 23, 25, 26, 27, 38, 39, 40, 41, 42	V _{EE}	Ground	Negative power supply (ground).

Table 2. PIN DESCRIPTIONS – SPI Mode / SPI_EN = V_{CC}

Pin	Name	I/O, Type	Description
1, 2	SDI0, $\overline{\text{SDI0}}$	I, SDI	Serial data differential input 0.
4, 5	SDI1, $\overline{\text{SDI1}}$	I, SDI	Serial data differential input 1.
7, 8	SDI2, $\overline{\text{SDI2}}$	I, SDI	Serial data differential input 2.
9	ENABLE	I, LVCMOS	Device enable. This pin has an internal pullup. H = Device enabled (normal operation). L = Device powered down.
10, 11	SDI3, $\overline{\text{SDI3}}$	I, SDI	Serial data differential input 3.
15	MOSI (SPI)	I, LVCMOS	SPI master output / slave input. LMH0376 data receive. This pin has an internal pullup.
16	SCK (SPI)	I, LVCMOS	SPI serial clock input.
17	SPI_EN	I, LVCMOS	SPI register access enable. This pin has an internal pulldown. H = SPI register access mode. L = Pin mode.
18	XTAL_IN	I, ANALOG	External crystal or clock input for optional 27 MHz external reference. When not used (i.e. referenceless mode), connect to ground.
22	XTAL_OUT	O, ANALOG	External crystal or clock output.
24	LOCK_DETECT	O, LVCMOS	PLL lock detect status. H = PLL locked. L = PLL not locked.
28, 29	$\overline{\text{SDO1}}$, SDO1	O, LVDS	Serial data differential output 1.
32, 33	$\overline{\text{SDO0}}$, SDO0	O, LVDS	Serial data differential output 0.
36	SD/ $\overline{\text{HD}}$	O, LVCMOS	Data rate range indication. H = Locked data rate is SD. L = Locked data rate is 3G or HD (or PLL unlocked).
37	$\overline{\text{SS}}$ (SPI)	I, LVCMOS	SPI slave select. This pin has an internal pullup.
38	MISO (SPI)	O, LVCMOS	SPI master input / slave output. LMH0376 data transmit.
43, 44	LF1, LF2	I, Analog	Loop filter. Connect a 56 nF capacitor between LF1 and LF2.
45, 46, 47, 48	GPIO0, GPIO1, GPIO2, GPIO3	I/O, LVCMOS	General purpose input/output pins, selectable via the SPI. Pins 45-48 will operate as RATE0, RATE1, SEL0, and SEL1 inputs (the same as while in pin mode), with internal pulldowns, unless configured differently via the SPI.
3, 6, 12, 14, 30, 31, 34, 35	V _{CC}	Power	Positive power supply (2.5V).
DAP, 13, 19, 20, 21, 23, 25, 26, 27, 39, 40, 41, 42	V _{EE}	Ground	Negative power supply (ground).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply Voltage, V_{CC}			3.1	V
Input Voltage (any input)		-0.3	$V_{CC} + 0.3$	V
Storage Temperature Range		-65	150	°C
Junction Temperature			125	°C
Package Thermal Resistance	θ_{JA} 48-pin WQFN		31.3	°C/W
	θ_{JC} 48-pin WQFN		8.5	°C/W
ESD Rating	HBM, STD - JESD22-A114F		$\geq \pm 6$	kV
	MM, STD - JESD22-A115-A		$\geq \pm 250$	V
	CDM, STD - JESD22-C101-D		$\geq \pm 1250$	V

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	NOM	MAX	UNIT
Supply Voltage, V_{CC}		2.375	2.5	2.625	V
Input Voltage		0		V_{CC}	V
Operating Free Air Temperature, T_A		-40	25	85	°C

- (1) The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are ensured for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

DC ELECTRICAL CHARACTERISTICS

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
V _{IH}	Input Voltage High Level		Logic inputs	1.7		V _{CC}	V
V _{IL}	Input Voltage Low Level			V _{EE}		0.7	V
I _{IN}	Input Current			-55		55	μA
V _{OH}	Output Voltage High Level	I _{OH} = -2 mA	Logic outputs	2.0			V
V _{OL}	Output Voltage Low Level	I _{OL} = +2 mA				0.2	V
V _{SDID}	Serial Input Voltage, Differential	See ⁽³⁾	SDI0, SDI1, SDI2, SDI3	200		1600	mV _{P-P}
V _{CMi}	Input Common Mode Voltage	See ⁽³⁾		0		V _{CC}	V
R _{IN}	Input Termination Resistor	Between SDI and SDI ⁽⁴⁾			100		Ω
V _{SSP-P}	Differential Output Voltage, P-P	100Ω load, default register settings ⁽⁵⁾ , Figure 3	SDO0, SDO1	700	800	1000	mV _{P-P}
V _{OD}	Differential Output Voltage			350	400	500	mV _{P-P}
ΔV _{OD}	Change in Magnitude of V _{OD} for Complimentary Output States					50	mV
V _{OS}	Offset Voltage			1.1	1.2	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States					50	mV
I _{OS}	Output Short Circuit Current					30	mA
I _{CC}	Supply Current	Normal operation, two output drivers			58	75	mA
		Normal operation, one output driver and low power settings ⁽⁶⁾			40	55	mA
		Device disabled (ENABLE = 0)			7	14	mA

- (1) The Electrical Characteristics tables list ensures specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only.
- (2) Typical values represent most likely parametric norms at V_{CC} = +2.5V, T_A = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not specified.
- (3) Specified by characterization and not tested in production.
- (4) The LMH0376 provides an integrated 100Ω input termination resistor for each serial data input pair.
- (5) The differential output voltage and offset voltage are adjustable via the SPI.
- (6) Low power mode with one output driver is achieved by powering down the second output driver, setting the amplitude of the active output driver to the lowest setting, disabling signal detection for all input channels, and disabling equalization for all input channels except SDI0. This can be configured with the following SPI register settings: write “1” to register 0x20 bit 7 (SIG_DET_PRESET) to force the reclocker to assume an input signal is present (so input signal detection can be turned off), write “1” to register 0x11 bit 3 (SDO1_PD) to power down the SDO1 output driver, write “00” to register 0x12 bits 7:6 (SDO0_VOD) to set the SDO0 V_{OD} to 400 mV_{P-P}, and write “11111110” (0xFE) to register 0x15 to power down the input signal detection for all input channels and power down the input equalization for all input channels except SDI0.

AC ELECTRICAL CHARACTERISTICS

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
DR _{SDI}	Serial Input Data Rate (for reclocking)	MADI	SDI0, SDI1, SDI2, SDI3		125		Mbps
		SMPTE ST 259-C, DVB-ASI			270		Mbps
		SMPTE ST 292			1483.5, 1485		Mbps
		SMPTE ST 424			2967, 2970		Mbps
TOL _{JIT}	Serial Input Jitter Tolerance	See ⁽³⁾ ⁽⁴⁾ ⁽⁵⁾		>6			UI _{P,P}
		See ⁽³⁾ ⁽⁴⁾ ⁽⁶⁾		>0.6			UI _{P,P}
t _{JIT}	Serial Data Output Intrinsic Jitter	270 Mbps ⁽³⁾	SDO0, SDO1		0.01	0.02	UI _{P,P}
		1483.5 or 1485 Mbps ⁽³⁾			0.02	0.05	UI _{P,P}
		2967 or 2970 Mbps ⁽³⁾			0.04	0.1	UI _{P,P}
BW _{LOOP}	Loop Bandwidth	270 Mbps, <0.1dB Peaking			350		kHz
		1485 Mbps, <0.1dB Peaking			2.0		MHz
		2970 Mbps, <0.1dB Peaking			3.5		MHz
F _{CO}	Serial Clock Output Frequency	125 Mbps data rate	SDO1		125		MHz
		270 Mbps data rate			270		MHz
		1483.5 Mbps data rate			1483.5		MHz
		1485 Mbps data rate			1485		MHz
		2967 Mbps data rate			2967		MHz
		2970 Mbps data rate			2970		MHz
t _{LOCK}	Asynchronous Lock Time	See ⁽⁷⁾				15	ms
t _{SYNLOCK}	Synchronous Lock Time	See ⁽⁸⁾				1	ms
t _R , t _F	Output Rise/Fall Time	20% – 80%, 100Ω load ⁽³⁾	SDO0, SDO1		80	130	ps

- (1) The Electrical Characteristics tables list ensures specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only.
- (2) Typical values represent most likely parametric norms at V_{CC} = +2.5V, T_A = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not specified.
- (3) Specified by characterization and not tested in production.
- (4) Peak-to-peak amplitude with sinusoidal modulation per SMPTE RP 184-1996 paragraph 4.1. The test data signal shall be color bars.
- (5) Refer to "A1" in Figure 1 of SMPTE RP 184-1996.
- (6) Refer to "A2" in Figure 1 of SMPTE RP 184-1996.
- (7) Time to acquire lock when an input signal is first applied or when the data rate of the input signal is changed.
- (8) Time to reacquire lock after the switch to another input signal at the same data rate as the PLL is currently locked.


AC ELECTRICAL CHARACTERISTICS - SPI

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
f _{SCK}	SCK Frequency		SCK			20	MHz
t _{PH}	SCK Pulse Width High	See Figure 4 , Figure 5		40			% SCK period
t _{PL}	SCK Pulse Width Low			40			% SCK period
t _{SU}	MOSI Setup Time	See Figure 4 , Figure 5	MOSI	4			ns
t _H	MOSI Hold Time			4			ns
t _{SSSU}	\overline{SS} Setup Time	See Figure 4 , Figure 5	\overline{SS}	14			ns
t _{SSH}	\overline{SS} Hold Time			4			ns
t _{SSOF}	\overline{SS} Off Time			1			SCK period
Switching Characteristics							
t _{ODZ}	MISO Driven-to-Tristate Time	See Figure 5	MISO			20	ns
t _{OZD}	MISO Tristate-to-Driven Time					10	ns
t _{OD}	MISO Output Delay Time					15	ns


- (1) The Electrical Characteristics tables list ensures specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations.
- (2) Typical values represent most likely parametric norms at V_{CC} = +2.5V, T_A = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not specified.

TIMING DIAGRAMS




SVA-30149010

Figure 3. LVDS Output Voltage, Offset, and Timing Parameters



SVA-30149011

Figure 4. SPI Write



SVA-30149012

Figure 5. SPI Read

FUNCTIONAL DESCRIPTION

The LMH0376 is a multi-rate reclocker for serial digital video data and operates at 125 Mbps, 270 Mbps, 1.4835 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0376 recovers the serial clock and retimes the serial data stream to suppress accumulated jitter.

MODES OF OPERATION

The LMH0376 has two modes of operation: pin mode (SPI_EN = 0) and SPI mode (SPI_EN = 1).

In pin mode, the LMH0376 functions are controlled by control pins only, and the device is footprint compatible with the LMH0356 reclocker.

SPI mode allows access to SPI registers for controlling all LMH0376 features, including additional features such as:

- Eye opening monitor
- Output driver amplitude, common mode voltage, and de-emphasis controls
- Signal detection on each input channel
- More control over which signals are sent to the output drivers
- Full details of the locked data rate
- Ability to distinguish between 1.4835 and 1.485 Gbps, and between 2.967 and 2.97 Gbps (in external reference mode)
- Ability to configure device pins as GPIOs
- Ability to power down unused features for power savings

The LMH0376 SPI protocol is described in the [SPI Register Access](#) section.

Four device pins are dual mode and change functionality depending on whether the device is in pin mode or SPI mode, as indicated in [Table 3](#).

Table 3. Pin Mode vs. SPI Mode Pin Changes

Pin	Pin Mode (SPI_EN = 0)	SPI Mode (SPI_EN = 1)
15	BYPASS	MOSI
16	MUTE	SCK
37	SCO_EN	SS
38	V _{EE}	MISO

SPI mode provides the ability to configure four device pins as general purpose input/output (GPIO) pins for such functions as displaying the input signal detection status or displaying the locked data rate. With default register settings, pins 45-48 operate as RATE0, RATE1, SEL0, and SEL1. In SPI mode, these pins can be configured as GPIOs (GPIO0, GPIO1, GPIO2, and GPIO3, respectively), but they do not explicitly change function to GPIOs upon entering SPI mode by setting SPI_EN high. These pins will continue to operate as RATE0, RATE1, SEL0, and SEL1 until they are optionally configured differently via SPI register writes. Once changed, these pins will continue to operate as GPIOs even after reentering pin mode by setting SPI_EN low.

SERIAL DATA INPUT

The LMH0376 provides four differential data inputs: SDI0, SDI1, SDI2, and SDI3. These inputs have 100Ω differential internal terminations and support rail-to-rail input common mode voltages for versatility in DC input coupling. They are intended to be DC coupled to devices such as the LMH0394 adaptive cable equalizer.

The inputs are independently equalized and then multiplexed. Each input has an independent signal detect with a programmable threshold, accessible via the SPI.

Input FR4 Equalization

Each input includes an FR4 equalizer capable of equalizing up to 60" of FR4 trace.

The FR4 equalizer can be optimized for long trace lengths via the SPI. For input FR4 trace lengths longer than 40", it is recommended to set register 0x11 bit 1 (EQ_BOOST_60) to enable additional equalizer boost in order to compensate for the longer trace length.

Input Signal Detection

Each input channel includes an independent signal detect circuit accessible via the SPI. The status of the input signal detection is indicated by register 0x01 bits 3:0 (SIG_DET_SDI) for SDI3, SDI2, SDI1, and SDI0. Register 0x03 bit 4 (SIG_DET_ACT) indicates the signal detection status for the currently selected input.

The signal detection threshold is adjustable via register 0x20 bits 5:3 (SIG_DET_LVL). The signal detection status for each input channel can optionally be indicated via the GPIO pins (see the [GENERAL PURPOSE INPUT/OUTPUT PINS \(GPIO\[3:0\]\)](#) section).

INPUT SELECTION

The LMH0376 includes a 4:1 input mux to allow the connection of up to four independent serial data streams. The active input channel is selected either via the SEL0 and SEL1 pins or through SPI register access. With default register settings, the SEL0 and SEL1 pins select the active input, as shown in [Table 4](#). The SEL0 and SEL1 pins have internal pulldowns to select the SDI0 input by default.

Table 4. Input Channel Selection

SEL1	SEL0	Selected Input
0	0	SDI0
0	1	SDI1
1	0	SDI2
1	1	SDI3

SPI register access allows additional control over the input selection, including independent control of the input that goes to the eye opening monitor and to the bypassed data for the SDO1 output via a secondary input selection (see [Block Diagram](#)).

Upon entering SPI mode, the SEL pins will continue to select the active input channel. Setting register 0x1E bit 7 (INPUT_SEL_OV) overrides this selection and allows the input selection to be controlled by register 0x20 bits 2:1 (IN_CH_SEL) instead of the SEL pins. (This frees up the SEL0 and SEL1 pins to be used as GPIOs since they are no longer needed for input selection.)

Furthermore, the secondary input select can be controlled independently of the primary input select by setting register 0x14 bit 5 (MUX2_OV). By default, the selected input is the same for both the primary and secondary input selects, but when this bit is set, the secondary input select is individually controlled by register 0x18 bits 1:0 (MUX2_SEL). This allows the selection of any input channel for eye monitoring or physically monitoring on the SDO1 output. By default, this secondary input is equalized (the same as the primary input). Register 0x14 bit 1 (MUX2_EQ_SEL) selects between non-equalized or equalized data (before or after the FR4 equalizer) for the secondary input.

SERIAL DATA OUTPUT

The LMH0376 provides two internally terminated 100Ω LVDS outputs: SDO0 and SDO1. The SDO0 output provides either serial reclocked data or bypassed data. The SDO1 output provides either serial reclocked data, the recovered serial clock, or bypassed data. Through SPI register access, the bypassed data on the SDO1 output can be independently selected from any input channel.

The LMH0376 output should be DC coupled to the input of the receiving device where possible. 100Ω transmission lines should be used to connect between the LMH0376 outputs and the input of the receiving device. The LMH0376 output should not be DC coupled to CML inputs. If there are strong pullup resistors (e.g. 50Ω) at the receiving device, AC coupling should be used.

The output driver swing (amplitude), offset voltage (common mode voltage), and de-emphasis level are adjustable via the SPI. In addition, the SPI register access allows the signal polarity of the output drivers to be inverted and the output drivers to be independently powered down.

Output Swing (V_{OD})

The default peak-to-peak differential output voltage is 800 mV_{P-P}. The output swing is individually adjustable for the two output drivers via register 0x12 bits 7:6 (SDO0_VOD) and bits 5:4 (SDO1_VOD). The output swing may be selected between 400 mV_{P-P}, 530 mV_{P-P}, 670 mV_{P-P}, and 800 mV_{P-P}.

Offset Voltage (V_{os})

The default offset voltage is 1.2V. The offset voltage is adjustable via register 0x11 bits 7:6 (SDO_VOS). The offset voltage may be selected between 0.8V, 1.0V, and 1.2V. This setting applies to both the SDO0 and SDO1 output drivers.

Output De-Emphasis

Output de-emphasis compensates for board trace losses. The output driver de-emphasis is turned off (0 dB) by default. The output de-emphasis is individually adjustable for the two output drivers via register 0x13 bits 7:6 (SDO0_DEM) and bits 5:4 (SDO1_DEM). The output de-emphasis may be selected between 0 dB (no de-emphasis, for driving up to 10" FR4), 3 dB (for driving 10-20" FR4), 5 dB (for driving 20-30" FR4), and 7 dB (for driving 30-40" FR4).

Output Polarity Inversion

The output polarity of both output drivers can be inverted via register 0x11 bit 0 (SDO_INV). This may be useful to preserve the proper signal polarity for polarity sensitive applications (e.g. DVB-ASI) in which the polarity of the reclocker's input or output signal needs to be swapped for layout reasons.

Output Power Down

The output drivers may be individually powered down via register 0x11 bit 4 (SDO0_PD) and bit 3 (SDO1_PD).

LOCK DETECT

The lock detect indicates when the reclocker is locked to the incoming data stream. The lock detection status can be monitored by the active-high LOCK_DETECT pin, or by reading register 0x01 bit 4 (LOCK_DET). Note that when the bypass mode is active, lock detect will not assert. See [Table 5](#).

OUTPUT MUTE

The output mute places the SDO0 and SDO1 outputs into the muted state. When muted, the outputs will be forced to a logic 0. The output mute has precedence over the bypass mode. See [Table 5](#).

In pin mode, the output mute is controlled by the active-low $\overline{\text{MUTE}}$ pin. The $\overline{\text{MUTE}}$ pin has an internal pullup to enable the outputs by default.

In SPI mode, the output mute is controlled by register 0x12 bit 1 ($\overline{\text{MUTE}}$), as long as manual output selection is not enabled (i.e. as long as register 0x09 bit 5, PIN_MODE_OV, remains cleared). The muted state of the output drivers can be changed via register 0x14 bit 7 (MUTE_STATE) so that, when muted, the outputs are forced to a logic 1 instead of a logic 0.

BYPASS MODE

The bypass mode forces the reclocker to output the serial data without reclocking it. In bypass mode, bypassed (non-reclocked) data will be present on both the SDO0 and SDO1 outputs (unless SDO1 is configured for the serial clock, in which case the SDO1 output will be muted). When not in bypass mode, the reclocker will still automatically bypass the reclocking function when the detected data rate is a rate which the device does not support. Note that when the bypass mode is active, lock detect will not assert. See [Table 5](#).

In pin mode, the bypass mode is controlled by the active-high BYPASS pin. The BYPASS pin has an internal pulldown to disable reclocker bypassing by default.

In SPI mode, the bypass mode is controlled by register 0x12 bit 2 (BYPASS). Note that the eye opening monitor is not operational while the bypass mode is enabled.

SERIAL CLOCK OUTPUT ENABLE (SCO_EN)

The serial clock output enable (SCO_EN) controls whether the SDO1 output is the serial clock or data. When SCO_EN is asserted, the SDO1 output will be the recovered serial clock. If the SDO1 output is configured for the serial clock and either bypass mode is activated or the PLL lock is lost, then the SDO1 output will be muted. See [Table 5](#).

In pin mode, this function is controlled by the active-high SCO_EN pin. The SCO_EN pin has an internal pulldown to configure the SDO1 output as serial data by default.

In SPI mode, this function is controlled by register 0x12 bit 0 (SCO_EN), as long as manual output selection is not enabled (i.e. as long as register 0x09 bit 5, PIN_MODE_OV, remains cleared).

Table 5. SDO0 and SDO1 Output Configuration Based on $\overline{\text{MUTE}}$, BYPASS, SCO_EN and LOCK DETECT

$\overline{\text{MUTE}}$	BYPASS	SCO_EN	LOCK DETECT	SDO0 Output	SDO1 Output
0	X	X	X	Muted	Muted
1	1	0	0	Bypassed data	Bypassed data
1	1	1	0	Bypassed data	Muted
1	0	0	0	Bypassed data	Bypassed data
1	0	1	0	Bypassed data	Muted
1	0	0	1	Reclocked data	Reclocked data
1	0	1	1	Reclocked data	Recovered clock

MANUAL OUTPUT SELECTION

In pin mode and in SPI mode with default register settings, the SDO0 and SDO1 outputs are configured by the BYPASS, $\overline{\text{MUTE}}$, and SCO_EN functions according to [Table 5](#). (In pin mode, these functions are controlled by the BYPASS, $\overline{\text{MUTE}}$, and SCO_EN pins, and in SPI mode, these functions are controlled by register 0x12 bits 2:0.)

SPI register access allows the SDO0 and SDO1 outputs to be manually selected instead of using the BYPASS, $\overline{\text{MUTE}}$, and SCO_EN functions. Upon entering SPI mode, the SDO0 and SDO1 outputs will be configured by register 0x12 bits 2:0 (BYPASS, $\overline{\text{MUTE}}$, and SCO_EN). Register 0x09 bit 5 (PIN_MODE_OV) can be used to override this control and choose manual SDO0 and SDO1 output selection. Once this override bit is set, then register 0x1E bits 6:5 (SDO0_SEL) select the output for SDO0 according to [Table 6](#), and register 0x1E bits 4:3 (SDO1_SEL) select the output for SDO1 according to [Table 7](#). Note that register 0x09 bit 5 (PIN_MODE_OV) overrides the use of register 0x12 bits 1:0 ($\overline{\text{MUTE}}$ and SCO_EN), but register 0x12 bit 2 (BYPASS), will still operate and can be used to bypass reclocking for both outputs.

Table 6. SDO0 Manual Output Selection (via Register 0x1E bits 6:5)

SDO0_SEL[1:0]	SDO0 Output	
	Lock Detect = 1	Lock Detect = 0
00	Reclocked data	Bypassed data
01	Bypassed data	Bypassed data
10	Muted	Muted
11	Reclocked data	Bypassed data

Table 7. SDO1 Manual Output Selection (via Register 0x1E bits 4:3)

SDO1_SEL[1:0]	SDO1 Output	
	Lock Detect = 1	Lock Detect = 0
00	Recovered clock	Muted
01	Reclocked data	Bypassed data
10	Muted	Muted
11	Bypassed data	Bypassed data

DATA RATE SELECTION

The LMH0376 can be configured for automatic or manual rate selection, which is controlled either by the RATE0 and RATE1 pins or through SPI register access. With default register settings, the RATE0 and RATE1 pins select the allowable rates at which the reclocker will lock, as shown in Table 8. The RATE0 and RATE1 pins have internal pulldowns to select auto-rate detect by default.

Table 8. Data Rate Selection

RATE1	RATE0	Selected Rate or Mode
0	0	Auto-rate detect – video rates (270, 1483.5, 1485, 2967, 2970 Mbps)
0	1	270 Mbps
1	0	1483.5/1485 Mbps, 2967/2970 Mbps
1	1	125 Mbps

Upon entering SPI mode, the RATE pins will continue to select the allowable rates at which the reclocker will lock. Setting register 0x1D bit 0 (RATE_SEL_OV) overrides this selection and allows the rate selection to be controlled by register 0x1C bits 1:0 (RATE_SEL) instead of the RATE pins. (This frees up the RATE0 and RATE1 pins to be used as GPIOs since they are no longer needed for rate selection.)

EXTERNAL CLOCK REFERENCE OR REFERENCELESS MODE

The LMH0376 can operate with an external 27 MHz crystal or external clock signal as a timing reference input (external reference mode), or it can operate with no reference at all (referenceless mode). Providing an external 27 MHz reference allows the LMH0376 to distinguish between 2.97 Gbps and 2.97/1.001 Gbps, and between 1.485 Gbps and 1.485/1.001 Gbps. This reference could be a 27 MHz parallel resonant crystal and load network connected to the XTAL_IN and XTAL_OUT pins, or a 27 MHz 2.5V LVCMOS compatible clock signal connected to XTAL_IN. The LMH0376 will automatically detect the 27 MHz reference clock and indicate its presence via register 0x41 bit 3 (REF_CLK_DET).

When using the LMH0376 in referenceless mode (i.e. no external 27 MHz crystal or reference clock applied), the XTAL_IN pin must be connected to ground (V_{EE}).

Parameters for a suitable crystal are given in Table 9. A single crystal can be used as the 27 MHz reference for multiple reclockers by connecting the XTAL_OUT output of one reclocker to the XTAL_IN input of the next, propagating the 27 MHz reference signal through a cascade of reclockers.

Table 9. Recommended Crystal Parameters

Parameter	Value
Frequency	27 MHz
Frequency Stability	±50 ppm at Recommended Drive Level
Operating Mode	Fundamental Mode, Parallel Resonant
Load Capacitance	20 pF
Shunt Capacitance	7 pF
Series Resistance	40Ω max
Recommended Drive Level	100 μW
Maximum Drive Level	250 μW
Operating Temperature Range	-10°C to +60°C

SD/HD INDICATION

The $\overline{\text{SD/HD}}$ output indicates whether the LMH0376 is processing SD or HD/3G data rates. It may be used to control the slew rate of another device such as the LMH0303 cable driver. This output is high when the data rate is 270 Mbps, and this output is low for all other data rates. When the PLL is not locked (the LOCK_DETECT output is low), the $\overline{\text{SD/HD}}$ output is low.

DATA RATE INDICATION

Details about the currently locked data rate can be obtained via the SPI. Register 0x03 bits 7:5 (RATE_STATUS) indicate the locked data rate according to [Table 10](#).

The LMH0376 will detect the presence of a 27 MHz reference clock on the XTAL_IN pin (register 0x41 bit 3, REF_CLK_DET, indicates the presence of the reference clock). When using an external reference, the LMH0376 can distinguish between 1.4835 and 1.485 Gbps, and between 2.967 and 2.97 Gbps. This is indicated in the RATE_STATUS register bits. Also, when the reference clock is present, register 0x41 bit 2 (RATE_1_OV_M) indicates if the detected data rate is a 1 over M rate (1.485/1.001 or 2.97/1.001 Gbps).

The GPIO pins can be configured as outputs to drive LEDs in order to indicate the locked rate (see the [GENERAL PURPOSE INPUT/OUTPUT PINS \(GPIO\[3:0\]\)](#) section).

Table 10. Data Rate Indication (via Register 0x03 bits 7:5)

RATE_STATUS[2:0]	Data Rate Indication	
	External Reference Mode	Referenceless Mode
000	125 Mbps	125 Mbps
001	270 Mbps	270 Mbps
010	1.4835 Gbps	N/A
011	1.485 Gbps	1.485 or 1.4835 Gbps
100	2.967 Gbps	N/A
101	2.97 Gbps	2.97 or 2.967 Gbps
111	Unlocked	Unlocked

LOOP FILTER

The reclocker uses an external loop filter, which consists of a 56 nF capacitor connected between the LF1 and LF2 pins.

ENABLE

The ENABLE input is used to enable or disable the LMH0376. Disabling the device powers down the output drivers and most of the internal circuitry in order to minimize the power dissipation. While in the disabled state, the SPI and input signal detection remain active. The external clock reference circuitry (XTAL_IN and XTAL_OUT) also remains active, allowing the 27 MHz reference clock signal to be generated and passed on to additional reclockers. ENABLE is active high and this pin has an internal pullup to enable the LMH0376 by default.

GENERAL PURPOSE INPUT/OUTPUT PINS (GPIO[3:0])

The LMH0376 has four pins that can be configured through the SPI to provide direct access to certain register values via a dedicated pin. For example, if a particular application requires fast access to the condition of losing the input signal to the reclocker, the signal detect status bit could be routed directly to an external pin where it might generate an interrupt for the host processor. The GPIO pins can be configured as inputs or outputs. When used as inputs, the GPIO pins can be configured with a pullup resistor, a pulldown resistor, or no biasing at all.

The four GPIO pins, pins 45-48, originally function as the RATE0, RATE1, SEL0, and SEL1 inputs, respectively. To use these pins as GPIOs, their default functions must first be overridden. Setting register 0x1D bit 0 (RATE_SEL_OV) overrides the use of pins 45 and 46 as RATE0 and RATE1 and allows the rate selection to be controlled by register 0x1C bits 1:0 (RATE_SEL), freeing pins 45 and 46 to be used as GPIO0 and GPIO1. Setting register 0x1E bit 7 (INPUT_SEL_OV) overrides the use of pins 47 and 48 as SEL0 and SEL1 and allows the input selection to be controlled by register 0x20 bits 2:1 (IN_CH_SEL), freeing pins 47 and 48 to be used as GPIO2 and GPIO3.

The four GPIO pins are controlled by registers 0x04 (GPIO0 Control), 0x05 (GPIO1 Control), 0x06 (GPIO2 Control), and 0x07 (GPIO3 Control).

For each of these GPIO control registers, bits 7:4 control the output mode, and can select between the following: general purpose output, signal detect for a particular input channel, and the rate detect. When configured as the rate detect, the four GPIO pins and the SD/HD pin can be used to drive LEDs to indicate the locked rate as shown in Figure 6 and Table 11. When the GPIO is configured as an input, this mode selection has no effect.

Bits 3 and 2 select either a pullup or pulldown resistor for when the GPIO is operating as an input. Do not enable the pullup and pulldown resistor simultaneously. When the GPIO is operating as an output, neither the pullup nor the pulldown resistor should be enabled.

Bits 1 and 0 enable or disable the input and output buffers. If the GPIO is used as an output, the output buffer must be enabled and the input buffer must be disabled. If the GPIO is used as an input, the input buffer must be enabled and the output must be disabled. Do not enable both the input and output buffers simultaneously.

If the GPIO pins are configured as inputs, then the input values on each of the four GPIOs can be monitored via register 0x03 bits 3:0 (GPIO_IN_VAL). If the GPIO pins are configured as general purpose output pins, then the values written to register 0x08 bits 3:0 (GPIO_OUT_VAL) will appear on the respective GPIO pins.




Figure 6. GPIO Data Rate Indication

Table 11. GPIO Data Rate Indication

SD/HD	GPIO0	GPIO1	GPIO2	GPIO3	LED On	Date Rate Indication
0	0	0	0	0	None	Unlocked
1	0	1	1	1	D2	125 Mbps
1	1	0	1	1	D4	270 Mbps
0	1	0	0	0	D1	1.4835 Gbps (external reference mode only)
0	0	1	0	0	D3	1.485 Gbps (includes 1.4835 Gbps in referenceless mode)
0	0	0	1	0	D5	2.967 Gbps (external reference mode only)
0	0	0	0	1	D6	2.97 Gbps (includes 2.967 Gbps in referenceless mode)

EYE OPENING MONITOR (EOM)

The LMH0376 includes an eye opening monitor for analyzing the quality of the incoming signal, accessible via the SPI. The eye opening monitor can be used on any one of the four serial inputs. It analyzes the eye opening with 64 horizontal time points and 64 vertical voltage points, with 6-bit phase DAC control for the horizontal coordinates and 6-bit voltage DAC control for the vertical coordinates.

The eye opening monitor can be used to measure the eye shape using either the normal or fast EOM modes. It can also be used to quickly determine the width and height of the eye opening.

Eye Opening Monitor Configuration

For all modes, the eye opening monitor must first be enabled by clearing register 0x14 bit 4 (EOM_PD).

The LMH0376 must be locked to the incoming data rate for eye opening monitor operation.

The input signal to the eye opening monitor will be the same as the primary selected input unless register 0x14 bit 5 (MUX2_OV) is set to override this selection. If this override bit is set, the input to the eye opening monitor is selected independently of the primary input selection by register 0x18 bits 1:0 (MUX2_SEL). Note that if the input to the eye opening monitor is selected independently in this manner, then this signal must be the same data rate as the signal selected for the primary input. The input signal to the eye opening monitor is equalized by default, but register 0x14 bit 1 (MUX2_EQ_SEL) can be used to select between non-equalized or equalized data.

The output eye monitor is configured for HD input signals by default. When analyzing SD input signals, it is recommended to set register 0x11 bit 2 (EOM_SEL_SD) to enable SD eye monitor mode. For 3G input signals, it is recommended to set register 0x22 bit 6 (EOM_SEL_3G) to enable 3G eye monitor mode.

The amount of time during which the eye opening monitor accumulates eye opening data can be set by the value in register 0x29 (EOM_TIMER). In general, the greater this value, the longer the accumulation time.

Normal Eye Opening Monitor Mode

In normal eye opening monitor mode, the external controller has full control over the horizontal and vertical coordinates, and must enable the measurement for each point. This provides the option to do a more coarse measurement.

The procedure for normal EOM mode is as follows:

1. Enable the eye opening monitor by clearing register 0x14 bit 4 (EOM_PD).
2. Enable manual operation of the phase DAC and voltage DAC by setting register 0x22 bit 7 (EOM_OV).
3. Write the 6-bit phase DAC value to register 0x22 bits 5:0 (EOM_PDAC), and write the 6-bit voltage DAC value to register 0x23 bits 5:0 (EOM_VDAC).
4. Enable the EOM counter by setting register 0x24 bit 0 (EOM_START), and poll for completion of the measurement by reading this bit until it has cleared itself.
5. Read register 0x25 (EOM_COUNT[15:8]) to get the most significant byte and register 0x26 (EOM_COUNT[7:0]) to get the least significant byte of the hits counter, and store this value.
6. Repeat steps 3-5 for the remaining desired phase DAC and voltage DAC points. (In a typical application, steps 2-4 will be repeated by sweeping through every voltage DAC setting at each phase DAC setting.)

Fast Eye Opening Monitor Mode

In fast eye opening monitor mode, the eye opening monitor sweeps through all 4096 phase and voltage DAC settings autonomously. A new measurement at the next coordinate is automatically triggered when the current 16-bit count is ready and has been read. The full 64-by-64 point dimensions are used in this mode.

The procedure for fast EOM mode is as follows:

1. Enable the eye opening monitor by clearing register 0x14 bit 4 (EOM_PD).
2. Enable fast EOM mode by setting register 0x24 bit 7 (FAST_EOM).
3. Read register 0x26 (EOM_COUNT[7:0]) to clear the initial invalid data and start the EOM counter, and poll for completion of the measurement by reading register 0x24 bit 0 (EOM_START) until it has cleared itself.
4. Read register 0x26 again to load the hits counter for read back and start the next measurement.
5. Poll for completion of the measurement by reading register 0x24 bit 0 (EOM_START) until it has cleared itself.
6. Read register 0x25 (EOM_COUNT[15:8]) to get the most significant byte and register 0x26 (EOM_COUNT[7:0]) to get the least significant byte of the hits counter, and store this value. (Reading register 0x26 will also automatically step to the next point in the EOM graph and initiate the measurement.)
7. Repeat steps 5-6 a total of 4096 times.

Measuring Horizontal and Vertical Eye Openings

The eye opening monitor can quickly detect and report the horizontal eye opening (HEO) and vertical eye opening (VEO). The eye opening monitor first sweeps its variable-phase clock through one unit interval with the comparison voltage set to the midpoint of the signal. This determines the midpoint of the horizontal eye opening. The eye opening monitor then sets its variable-phase clock to the midpoint of the horizontal eye opening and sweeps its comparison voltage. These two measurements determine the horizontal and vertical eye openings.

The procedure to measure the horizontal and vertical eye openings is as follows:

1. Enable the eye opening monitor by clearing register 0x14 bit 4 (EOM_PD).
2. Enable the measurement by setting register 0x24 bit 1 (GET_HEO_VEO), and wait for completion by reading this bit until it has cleared itself.
3. Ensure no errors have occurred by verifying that register 0x24 bits 4:2 (VEO_MAX_ERR, NO_OPENING_ERR, and NO_HITS_ERR) are all cleared.
4. Read the horizontal eye opening in register 0x2A (HEO) and the vertical eye opening in register 0x2B (VEO).

SPI REGISTER ACCESS

Setting SPI_EN high enables the optional SPI register access mode. The LMH0376 supports SPI daisy-chaining among an unlimited number of LMH0376 devices. With SPI_EN set low, the device operates in pin mode and is footprint compatible with the LMH0356, LMH0056, and LMH0036.

[Table 12](#) shows the SPI register table for the LMH0376. The LMH0376 provides over 50 accessible registers, which are divided into over 100 bit fields. When writing to the device registers, it is important to ensure that reserved register values are not changed. In configuring the LMH0376, it is often required to write to a bit field that makes up only part of a register value while leaving the remainder of the register value unchanged. The procedure for accomplishing this is to read in the current value of the register to be written, modify only the desired bits in this value, and write the modified value back to the register.

When power is first applied to the LMH0376, the host must wait 500 ms to ensure the power-on reset has completed before initiating SPI transactions.

SPI Transaction Overview

Each SPI transaction to a single device is 16-bits long. The transaction is initiated by driving \overline{SS} low, and completed by returning \overline{SS} high. The 16-bit MOSI payload consists of the read/write command (“1” for reads and “0” for writes), the seven address bits of the device register (MSB first), and the eight data bits (MSB first). The LMH0376 MOSI input data is latched on the rising edge of SCK, and the MISO output data is sourced on the falling edge of SCK.

In order to facilitate daisy-chaining, the prior SPI command, address, and data are shifted out on the MISO output as the current command, address, and data are shifted in on the MOSI input. For SPI writes, the MISO output is typically ignored as “Don’t Care” data. For SPI reads, the MISO output provides the requested read data (after 16 periods of SCK). The MISO output is active when \overline{SS} low, and tri-stated when \overline{SS} is high.

SPI Write


The SPI write is shown in [Figure 4](#). The SPI write is 16 bits long. The 16-bit MOSI payload consists of a “0” (write command), seven address bits, and eight data bits. The \overline{SS} signal is driven low, and the 16 bits are sent to the LMH0376’s MOSI input. After the SPI write, \overline{SS} must return high. The prior SPI command, address, and data shifted out on the MISO output during the SPI write is shown as “Don’t Care” on the MISO output in [Figure 4](#).

SPI Read

The SPI read is shown in [Figure 5](#). The SPI read is 32 bits long, consisting of a 16-bit read transaction followed by a 16-bit dummy read transaction to shift out the read data on the MISO output. The first 16-bit MOSI payload consists of a “1” (read command), seven address bits, and eight “1”s which are ignored. The second 16-bit MOSI payload consists of 16 “1”s which are ignored but necessary in order to shift out the requested read data on the MISO output. The \overline{SS} signal is driven low, and the first 16 bits are sent to the LMH0376’s MOSI input. The prior SPI command, address, and data are shifted out on the MISO output during the first 16-bit transaction, and are typically ignored (this is shown as “Don’t Care” on the MISO output in [Figure 5](#)). \overline{SS} must return high and then is driven low again before the second 16 bits (all “1”s) are sent to the LMH0376’s MOSI input. Once again, the prior SPI command, address, and data are shifted out on the MISO output, but this data now includes the requested read data. The read data is available on the MISO output during the second 8 bits of the 16-bit dummy read transaction, as shown by D7-D0 in [Figure 5](#).

SPI Daisy-Chain Operation

The LMH0376 SPI controller supports daisy-chaining the serial data between an unlimited number of LMH0376 devices. Each LMH0376 device is directly connected to the SCK and \overline{SS} pins on the host. However, only the first LMH0376 device in the chain is connected to the host’s MOSI pin, and only the last device in the chain is connected to the host’s MISO pin. The MISO pin of each intermediate LMH0376 device in the chain is connected to the MOSI pin of the next LMH0376 device, creating a serial shift register. This daisy-chain architecture is shown in [Figure 7](#).




SVA-30149020

Figure 7. SPI Daisy Chain System Architecture

In a daisy-chain configuration of N LMH0376 devices, the host conceptually sees a shift register of length 16xN. Therefore the length of SPI transactions (as previously described) is 16xN bits, and \overline{SS} must be asserted for 16xN clock cycles for each SPI transaction.

SPI Daisy-Chain Write

Figure 8 shows the SPI daisy-chain write for a daisy-chain of N devices. The \overline{SS} signal is driven low and SCK is toggled for 16xN clocks. The 16xN bit MOSI payload (sent to Device 1 in the daisy-chain) consists of the 16-bit SPI write data for Device N (the last device in the chain), followed by the write data for Device N-1, Device N-2, etc., ending with the write data for Device 1 (the first device in the chain). The 16-bit SPI write data for each device consists of a "0" (write command), seven address bits, and eight data bits. After the SPI daisy-chain write, SS must return high and then the write occurs for all devices in the daisy-chain.




SVA-30149021

Figure 8. SPI Daisy-Chain Write

SPI Daisy-Chain Read

Figure 9 shows the SPI daisy-chain read for a daisy-chain of N devices. The SPI daisy-chain read is 32xN bits long, consisting of 16xN bits for the read transaction followed by 16xN bits for the dummy read transaction (all “1”s) to shift out the read data on the MISO output. The SS signal is driven low and SCK is toggled for 16xN clocks. The first 16xN bit MOSI payload (sent to Device 1 in the daisy-chain) consists of the 16-bit SPI read data for Device N (the last device in the chain), followed by the read data for Device N-1, Device N-2, etc., ending with the read data for Device 1 (the first device in the chain). The 16-bit SPI read data for each device consists of a “1” (read command), seven address bits, and eight “1”s (which are ignored). After the first 16xN bit transaction, SS must return high (to latch the data) and then is driven low again before the second 16xN bit transaction of all “1”s is sent to the MOSI input. The requested read data is shifted out on MISO starting with the data for Device N and ending with the data for Device 1. After this transaction, SS must return high.



SVA-30149022


Figure 9. SPI Daisy-Chain Read

SPI Daisy-Chain Read and Write Example

The following example further clarifies LMH0376 SPI daisy-chain operation. Assume a daisy-chain of three LMH0376 devices (Device 1, Device 2, and Device 3), with Device 1 as the first device in the chain and Device 3 as the last device in the chain, as shown by the first three devices in Figure 7. Since there are three devices in the daisy-chain, each SPI transaction is 48-bits long. This example shows an SPI operation combining SPI reads and writes in order to accomplish the following three tasks:

1. Write 0x02 to register 0x12 of Device 1 in order to set the output swing of both SDO0 and SDO1 to 400 mV_{P-P}.
2. Read the contents of register 0x01 of Device 2.
3. Write 0x50 to register 0x13 of Device 3 in order to set the output de-emphasis of both SDO0 and SDO1 to 3 dB.

Figure 10 shows the two 48-bit SPI transactions required to complete these tasks (the bits are shifted in left to right).



SVA-30149023

Figure 10. SPI Daisy-Chain Read and Write Example


The following occurs at the end of the first transaction:

1. Write 0x02 to register 0x12 of Device 1.
2. Latch the data from register 0x01 of Device 2.
3. Write 0x50 to register 0x13 of Device 3.

In the second transaction, three dummy reads (each consisting of 16 “1”s) are shifted in, and the read data from Device 2 (with value 0x20) appears on MISO in the 25th through 32nd clock cycles.

SPI Daisy-Chain Length Detection

A useful operation for the host may be to detect the length of the daisy-chain. This is a simple matter of shifting in a series of dummy reads with a known data value (such as 0x5A). For an SPI daisy-chain of N LMH0376 devices, the known data value will appear on the host's MISO pin after N+1 writes. Assuming a daisy-chain of three LMH0376 devices, the result of this operation is shown in Figure 11.



SVA-30149024

Figure 11. SPI Daisy-Chain Length Detection

APPLICATION INFORMATION

APPLICATION CIRCUIT (PIN MODE)

Figure 12 shows the typical application circuit for the LMH0376 in pin mode.




Figure 12. Application Circuit (Pin Mode)

POWER SUPPLY RECOMMENDATIONS

The LMH0376 requires a single 2.5V power supply. Circuit board layout and stack-up for the LMH0376 should be optimized to minimize noise to the device from switching power supplies or nearby high speed devices.

It is recommended to provide power to the LMH0376 using a linear regulator. If a switching regulator used, the power supply filtering must be adequate to filter the switching noise.

The following guidelines are recommended for supplying power to the LMH0376:

- Bypass/decouple each supply pin with a high frequency ceramic bypass capacitor (0.01 μ F to 0.1 μ F) placed as close as possible to the pin.
- Deploy nearby bulk capacitors (2.2 μ F to 22 μ F) for additional power supply filtering.
- Wherever possible, use two vias for each connection to internal power and ground planes to minimize the via parasitics.
- Use the capacitance of the power-ground system for extra bypassing by using thin dielectrics between the power and ground planes.
- Route high speed differential lines away from the device power pins to avoid coupling noise into the power supply lines.

LOOP FILTER RECOMMENDATIONS

The LMH0376 uses a 56 nF capacitor for the loop filter, connected between the LF1 and LF2 pins. Alternately, a 47 nF capacitor may be used in place of this 56 nF capacitor.

The loop filter layout should be optimized to minimize coupling between the loop filters of different devices and also to avoid noise pick up from other signals. The external loop filter capacitor should be connected as close to the device pins as possible and with maximum isolation from other signals.

It is important to keep multiple reclockers as isolated from one another as possible to avoid any interaction between the loop filters or other sensitive circuits.

The following guidelines are recommended for the loop filter layout:

- Keep the loop filter traces as short as possible; place the loop filter capacitor parallel to the device to allow for the shortest trace interconnect.
- Avoid using vias between the loop filter pins and the external loop filter capacitor.
- Remove the ground plane underneath the LF1 and LF2 pins and also in the area underneath the loop filter capacitor to increase isolation.
- Avoid running traces under the loop filter area as much as possible to increase isolation.
- When using multiple devices, place the devices as far apart from one another as possible. Avoid placing the loop filter pins of different devices next to each other.

INPUT INTERFACING RECOMMENDATIONS


The input signal to the LMH0376 should be well controlled for optimal performance. The presence of overshoot, undershoot, ringing, or signal reflections on the input signal to the device could degrade the reclocking performance. These input signal quality issues could be caused by excessive de-emphasis over a short trace or a CML driver with poor impedance control over a short trace.

When driving the input signal to the LMH0376 with short traces, it is recommended to use small value resistors in series with the input trace to attenuate or eliminate any ringing or overshoot/undershoot and thereby avoid over-equalization by the LMH0376 input FR4 equalizer. A small shunt capacitance placed across the differential traces may help as well. These values can be fine tuned based on the application.

INTERFACING TO 3.3V SPI

The LMH0376 may be controlled via optional SPI register access. The LMH0376 SPI pins support 2.5V LVCMOS logic levels and are compliant with JEDEC JESD8-5. Care must be taken when interfacing the SPI pins to other voltage levels.

The 2.5V LMH0376 SPI pins may be interfaced to a 3.3V compliant SPI host by using a voltage divider or level translator. One implementation is a simple resistive voltage divider as shown in [Figure 13](#).



SVA-30149025

Figure 13.

SPI REGISTERS

Table 12. SPI Registers

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
00	Reset	7:1	RSVD	R/W	0000000	Reserved.
		0	RESET	R/W	0	Reset registers. (This bit is self-clearing.) 0: Normal operation. 1: Reset all registers to default values.
01	Device Status 1	7:5	REV_ID	R	010	Die revision.
		4	LOCK_DET	R		Lock detect. 0: Reclocker unlocked. 1: Reclocker locked.
		3	SIG_DET_SDI3	R		Signal detect for SDI3. 0: No signal detected. 1: Signal detected.
		2	SIG_DET_SDI2	R		Signal detect for SDI2. 0: No signal detected. 1: Signal detected.
		1	SIG_DET_SDI1	R		Signal detect for SDI1. 0: No signal detected. 1: Signal detected.
		0	SIG_DET_SDI0	R		Signal detect for SDI0. 0: No signal detected. 1: Signal detected.
02	Reserved	7:0	RSVD	R		Reserved.
03	Device Status 2	7:5	RATE_STATUS	R		Locked data rate indication. 000: 125 Mbps. 001: 270 Mbps. 010: 1.4835 Gbps (external reference mode). 011: 1.485 Gbps (includes 1.4835 Gbps in referenceless mode). 100: 2.967 Gbps (external reference mode). 101: 2.97 Gbps (includes 2.967 Gbps in referenceless mode). 111: Unlocked.
		4	SIG_DET_ACT	R		Signal detect for selected input. 0: No signal detected. 1: Signal detected.
		3	GPIO3_IN_VAL	R		GPIO3 input value.
		2	GPIO2_IN_VAL	R		GPIO2 input value.
		1	GPIO1_IN_VAL	R		GPIO1 input value.
		0	GPIO0_IN_VAL	R		GPIO0 input value.
04	GPIO0 Control	7:4	GPIO0_MODE	R/W	0000	0000: General purpose output 0. 0001: Signal detect for SDI0. 0110: Rate detect 0. All others: Reserved.
		3	GPIO0_PU_EN	R/W	0	GPIO0 pullup enable. 0: Disable pullup resistor. 1: Enable pullup resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		2	GPIO0_PD_EN	R/W	1	GPIO0 pulldown enable. 0: Disable pulldown resistor. 1: Enable pulldown resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		1	GPIO0_IN_EN	R/W	1	GPIO0 input enable. 0: Input disabled (always reads 0). 1: Input enabled.
		0	GPIO0_OUT_EN	R/W	0	GPIO0 output enable. 0: Output disabled (tristate). 1: Output enabled.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
05	GPIO1 Control	7:4	GPIO1_MODE	R/W	0000	0000: General purpose output 1. 0001: Signal detect for SDI1. 0110: Rate detect 1. All others: Reserved.
		3	GPIO1_PU_EN	R/W	0	GPIO1 pullup enable. 0: Disable pullup resistor. 1: Enable pullup resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		2	GPIO1_PD_EN	R/W	1	GPIO1 pulldown enable. 0: Disable pulldown resistor. 1: Enable pulldown resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		1	GPIO1_IN_EN	R/W	1	GPIO1 input enable. 0: Input disabled (always reads 0). 1: Input enabled.
		0	GPIO1_OUT_EN	R/W	0	GPIO1 output enable. 0: Output disabled (tristate). 1: Output enabled.
06	GPIO2 Control	7:4	GPIO2_MODE	R/W	0000	0000: General purpose output 2. 0001: Signal detect for SDI2. 0110: Rate detect 2. All others: Reserved.
		3	GPIO2_PU_EN	R/W	0	GPIO2 pullup enable. 0: Disable pullup resistor. 1: Enable pullup resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		2	GPIO2_PD_EN	R/W	1	GPIO2 pulldown enable. 0: Disable pulldown resistor. 1: Enable pulldown resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		1	GPIO2_IN_EN	R/W	1	GPIO2 input enable. 0: Input disabled (always reads 0). 1: Input enabled.
		0	GPIO2_OUT_EN	R/W	0	GPIO2 output enable. 0: Output disabled (tristate). 1: Output enabled.
07	GPIO3 Control	7:4	GPIO3_MODE	R/W	0000	0000: General purpose output 3. 0001: Signal detect for SDI3. 0110: Rate detect 3. All others: Reserved.
		3	GPIO3_PU_EN	R/W	0	GPIO3 pullup enable. 0: Disable pullup resistor. 1: Enable pullup resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		2	GPIO3_PD_EN	R/W	1	GPIO3 pulldown enable. 0: Disable pulldown resistor. 1: Enable pulldown resistor. Note: Do not enable the pullup and pulldown resistors simultaneously.
		1	GPIO3_IN_EN	R/W	1	GPIO3 input enable. 0: Input disabled (always reads 0). 1: Input enabled.
		0	GPIO3_OUT_EN	R/W	0	GPIO3 output enable. 0: Output disabled (tristate). 1: Output enabled.
08	GPIO Output Control	7:4	RSVD	R/W	0010	Reserved.
		3	GPIO3_OUT_VAL	R/W	0	Output value on GPIO3.
		2	GPIO2_OUT_VAL	R/W	0	Output value on GPIO2.
		1	GPIO1_OUT_VAL	R/W	0	Output value on GPIO1.
		0	GPIO0_OUT_VAL	R/W	0	Output value on GPIO0.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
09	Output Select	7:6	RSVD	R/W	00	Reserved.
		5	PIN_MODE_OV	R/W	0	Pin override (manual mode) for SDO0 and SDO1 output selection. 0: Normal operation. SDO0 and SDO1 outputs are controlled by register 0x12 bits 2:0 (BYPASS, MUTE, and SCO_EN). 1: Use values in register 0x1E bits 6:3 (SDO0_SEL and SDO1_SEL) to manually select SDO0 and SDO1. (Values in register 0x12 bits 1:0 have no effect in this mode.)
		4:0	RSVD	R/W	00010	Reserved.
0A	Reserved	7:0	RSVD	R/W	11010000	Reserved.
0B	Reserved	7:0	RSVD	R/W	00000100	Reserved.
0C	Reserved	7:0	RSVD	R/W	00001100	Reserved.
0D	Reserved	7:0	RSVD	R/W	00100000	Reserved.
0E	Reserved	7:0	RSVD	R/W	10100011	Reserved.
0F	Reserved	7:0	RSVD	R/W	01101001	Reserved.
10	Reserved	7:0	RSVD	R/W	00111010	Reserved.
11	Driver Control 1	7:6	SDO_VOS	R/W	10	Output driver offset voltage (common mode voltage). Applies to both SDO0 and SDO1 output drivers. 00: $V_{OS} = 0.8V$. 01: $V_{OS} = 1.0V$. 10, 11: $V_{OS} = 1.2V$.
		5	RSVD	R/W	0	Reserved.
		4	SDO0_PD	R/W	0	SDO0 output driver power down. 0: Normal operation. 1: SDO0 output driver powered down.
		3	SDO1_PD	R/W	0	SDO1 output driver power down. 0: Normal operation. 1: SDO1 output driver powered down.
		2	EOM_SEL_SD	R/W	0	SD eye monitor mode. 0: Operate eye monitor in HD or 3G mode. 1: Operate eye monitor in SD mode.
		1	EQ_BOOST_60	R/W	0	Input FR4 equalizer boost for 60" traces. (Recommended for FR4 trace lengths longer than 40".) 0: Normal operation. 1: Enable extra equalizer boost for 60" FR4 trace operation.
		0	SDO_INV	R/W	0	Output driver invert. Inverts the signal polarity on both SDO0 and SDO1 outputs. 0: Normal output polarity. 1: Inverted polarity on both outputs.
12	Driver Control 2	7:6	SDO0_VOD	R/W	11	SDO0 output swing. 00: $V_{SSP-P} = 400\text{ mV}_{P-P}$. 01: $V_{SSP-P} = 530\text{ mV}_{P-P}$. 10: $V_{SSP-P} = 670\text{ mV}_{P-P}$. 11: $V_{SSP-P} = 800\text{ mV}_{P-P}$.
		5:4	SDO1_VOD	R/W	11	SDO1 output swing. 00: $V_{SSP-P} = 400\text{ mV}_{P-P}$. 01: $V_{SSP-P} = 530\text{ mV}_{P-P}$. 10: $V_{SSP-P} = 670\text{ mV}_{P-P}$. 11: $V_{SSP-P} = 800\text{ mV}_{P-P}$.
		3	RSVD	R/W	0	Reserved.
		2	BYPASS	R/W	0	Bypass reclocker. 0: Normal operation. 1: Reclocker bypassed.
		1	MUTE	R/W	1	Mute outputs (only used when register 0x09 bit 5, PIN_MODE_OV, is cleared). 0: SDO0 and SDO1 outputs muted. 1: Normal operation.
		0	SCO_EN	R/W	0	Serial clock output enable on SDO1 (only used when register 0x09 bit 5, PIN_MODE_OV, is cleared). 0: SDO1 output is data. 1: SDO1 output is the serial clock.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
13	Driver Control 3	7:6	SDO0_DEM	R/W	00	SDO0 output driver de-emphasis level. 00: 0 dB (no de-emphasis). 01: 3 db de-emphasis. 10: 5 dB de-emphasis. 11: 7 db de-emphaiss.
		5:4	SDO1_DEM	R/W	00	SDO1 output driver de-emphasis level. 00: 0 dB (no de-emphasis). 01: 3 db de-emphasis. 10: 5 dB de-emphasis. 11: 7 db de-emphaiss.
		3:0	RSVD	R/W	0000	Reserved.
14	Device Control	7	MUTE_STATE	R/W	0	Sets the state of the output drivers when muted. 0: When muted, outputs are forced to logic 0. 1: When muted, outputs are forced to logic 1.
		6	RSVD	R/W	0	Reserved.
		5	MUX2_OV	R/W	0	Allows independent control of the input channel that goes to the EOM and also to the bypassed data for the SDO1 output. 0: Normal operation. The input channel that goes to the EOM and also to the bypassed data for the SDO1 output follows the primary input selection (selected by either the SEL pins or register 0x20 bits 2:1). 1: The input channel that goes to the EOM and also to the bypassed data for the SDO1 output does not follow the primary input selection and instead is selected by register 0x18 bits 1:0 (MUX2_SEL).
		4	EOM_PD	R/W	1	Eye opening monitor power down. 0: EOM enabled. 1: EOM powered down.
		3:2	EOM_VRANGE	R/W	00	Eye opening monitor voltage range. 00: ±100 mV, resolution is 3.125 mV. 01: ±200 mV, resolution is 6.25 mV. 10: ±300 mV, resolution is 9.375 mV. 11: ±400 mV, resolution is 12.5 mV.
		1	MUX2_EQ_SEL	R/W	1	Selects equalized data for the secondary input, which goes to the EOM and also to the bypassed data for the SDO1 output. 0: Select non-equalized data for secondary input. 1: Select equalized data for secondary input.
		0	MULTI_LOCK_CHK	R/W	1	Multi lock check enable. 0: Failing lock conditions once causes reclocker to lose lock. 1: Require two failing lock conditions to cause reclocker to lose lock.
		15	Receiver Power Down	7	SIG_DET_PD_SDI3	R/W
6	SIG_DET_PD_SDI2			R/W	0	SDI2 signal detect power down. 0: Normal operation. 1: Signal detection powered down.
5	SIG_DET_PD_SDI1			R/W	0	SDI1 signal detect power down. 0: Normal operation. 1: Signal detection powered down.
4	SIG_DET_PD_SDI0			R/W	0	SDI0 signal detect power down. 0: Normal operation. 1: Signal detection powered down.
3	EQ_PD_SDI3			R/W	0	SDI3 equalizer power down. 0: Normal operation. 1: Equalizer powered down.
2	EQ_PD_SDI2			R/W	0	SDI2 equalizer power down. 0: Normal operation. 1: Equalizer powered down.
1	EQ_PD_SDI1			R/W	0	SDI1 equalizer power down. 0: Normal operation. 1: Equalizer powered down.
0	EQ_PD_SDI0			R/W	0	SDI0 equalizer power down. 0: Normal operation. 1: Equalizer powered down.
16	Reserved	7:0	RSVD	R/W	01111010	Reserved.
17	Reserved	7:0	RSVD	R/W	001110110	Reserved.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
18	Secondary Input Select	7:2	RSVD	R/W	000000	Reserved.
		1:0	MUX2_SEL	R/W	00	Secondary input select. When register 0x14 bit 5 (MUX2_OV) is set, this field selects the input channel that goes to the EOM and also to the bypassed data for the SDO1 output. 00: SDI0 selected. 01: SDI1 selected. 10: SDI2 selected. 11: SDI3 selected.
19	Reserved	7:0	RSVD	R/W	00111100	Reserved.
1A	Reserved	7:0	RSVD	R/W	00000000	Reserved.
1B	Reserved	7:0	RSVD	R/W	00000011	Reserved.
1C	Rate Select	7:2	RSVD	R/W	011001	Reserved.
		1:0	RATE_SEL	R/W	00	Rate mode select. Select rate mode using the following code (must set register 0x1D bit 0 to override RATE pins first). 00: Auto-rate detect - video rates (270, 1483.5, 1485, 2967, 2970 Mbps). 01: 270 Mbps. 10: 1483.5/1485 Mbps, 2967/2970 Mbps. 11: 125 Mbps.
1D	Rate Select Control	7:1	RSVD	R/W	1000000	Reserved.
		0	RATE_SEL_OV	R/W	0	Rate select override to override use of RATE pins. 0: No override. Rate mode is selected by RATE pins. 1: Override rate selection using register 0x1C bits 1:0 (RATE_SEL) instead of using RATE pins.
1E	Input Select Control and Output Select	7	INPUT_SEL_OV	R/W	0	Input selection override to override use of SEL pins. 0: No override. Input selection is determined by SEL pins. 1: Select input channel using register 0x20 bits 2:1 (IN_CH_SEL) instead of using SEL pins.
		6:5	SDO0_SEL	R/W	00	SDO0 manual output selection. When register 0x09 bit 5 is set (to override pin mode), this field allows manual selection of the SDO0 output. 00: Reclocked data, when locked; bypassed data, when unlocked. 01: Bypassed data. 10: Muted. 11: Reclocked data, when locked; bypassed data, when unlocked.
		4:3	SDO1_SEL	R/W	01	SDO1 manual output selection. When register 0x09 bit 5 is set (to override pin mode), this field allows manual selection of the SDO1 output. 00: Recovered clock, when locked; muted, when unlocked. 01: Reclocked data, when locked; bypassed data, when unlocked. 10: Muted. 11: Bypassed data.
		2:0	RSVD	R/W	011	Reserved.
1F	Reserved	7:0	RSVD	R/W	01010101	Reserved.
20	Input Signal Detect Control and Input Select	7	SIG_DET_PRESET	R/W	0	Signal detect preset.
		6	SIG_DET_RESET	R/W	0	Signal detect reset.
		5:3	SIG_DET_LVL	R/W	011	Differential input signal detect level (V_{SDID}). 011: Assert = 112 mV, de-assert = 78 mV. 100: Assert = 142 mV, de-assert = 112 mV. 101: Assert = 180 mV, de-assert = 142 mV. 110: Assert = 218 mV, de-assert = 180 mV. 111: Assert = 256 mV, de-assert = 218 mV. All others: Reserved.
		2:1	IN_CH_SEL	R/W	00	Input channel select. Select input channel using following code (must set register 0x1E bit 7 to override SEL pins first). 00: SDI0 selected. 01: SDI1 selected. 10: SDI2 selected. 11: SDI3 selected.
21	Reserved	0	RSVD	R/W	0	Reserved.
		7:0	RSVD	R/W	00000101	Reserved.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
22	EOM Control 1	7	EOM_OV	R/W	0	Eye opening monitor PDAC and VDAC override. 0: EOM phase and voltage DACs are controlled automatically (in fast EOM mode and during HEO/VEO measurement). 1: EOM phase DAC and voltage DAC values are overridden with the values in register 0x22 bits 5:0 (EOM_PDAC) and register 0x23 bits 5:0 (EOM_VDAC), respectively.
		6	EOM_SEL_3G	R/W	0	3G eye monitor mode. Adds filtering to improve EOM performance at 3G data rates. 0: Operate eye monitor in HD or SD mode. 1: Operate eye monitor in 3G mode.
		5:0	EOM_PDAC	R/W	000000	Eye opening monitor phase DAC value. When register 0x22 bit 7 (EOM_OV) is set, this field controls the EOM phase DAC.
23	EOM Control 2	7:6	RSVD	R/W	01	Reserved.
		5:0	EOM_VDAC	R/W	000000	Eye opening monitor voltage DAC value. When register 0x22 bit 7 (EOM_OV) is set, this field controls the EOM voltage DAC.
24	EOM Control 3	7	FAST_EOM	R/W	0	Fast eye opening monitor mode. 0: Normal EOM mode. 1: Fast EOM mode. (In this mode, the control software does not need to configure the phase and voltage DAC values as this occurs automatically.)
		6:5	RSVD	R/W	00	Reserved.
		4	VEO_MAX_ERR	R		Vertical eye opening maximum error. Following HEO/ VEO measurement, this error bit indicates that no top or bottom of the eye was found. 0: No error. 1: Error - no top or bottom of the eye was found.
		3	NO_OPENING_ERR	R		No eye opening error. Following HEO/VEO measurement, this error bit indicates that no eye opening was found (i.e. there was no point found at which there were no hits). 0: No error. 1: Error - no eye opening was found.
		2	NO_HITS_ERR	R		No hits error. Following HEO/VEO measurement, this error bit indicates that there were no points found at which there was a hit. 0: No error. 1: Error - no hits found.
		1	GET_HEO_VEO	R/W	0	Get horizontal and vertical eye opening. Initiates measurement of the horizontal eye opening and vertical eye opening by the EOM and clears itself once the measurements are complete. 0: EOM HEO/VEO measurement is inactive or complete. 1: EOM HEO/VEO measurement active.
		0	EOM_START	R/W	0	Eye opening monitor active. Indicates that the EOM is actively searching for hits at the current phase/voltage DAC combination. In normal EOM mode, setting this bit starts the EOM counter. In fast EOM mode, this bit is set automatically. (This bit is self-clearing.) 0: EOM inactive. 1: EOM active.
25	EOM Count Status 1	7:0	EOM_COUNT[15:8]	R		Eye opening monitor hits count, bits 15:8. Upper byte of the number of hits accumulated for the previous EOM phase/voltage DAC combination.
26	EOM Count Status 2	7:0	EOM_COUNT[7:0]	R		Eye opening monitor hits count, bits 7:0. Lower byte of the number of hits accumulated for the previous EOM phase/voltage DAC combination. In fast EOM mode (i.e. register 0x24 bit 7, FAST_EOM, is set), reading this register causes the EOM to step to the next phase/ voltage DAC combination and start the next measurement.
27	Reserved	7:0	RSVD	R/W	01001000	Reserved.
28	Reserved	7:0	RSVD	R/W	01001000	Reserved.
29	EOM Timer Control	7:0	EOM_TIMER	R/W	00000001	Eye opening monitor timer. Sets the eye opening monitor timer value in units of 256 clock cycles of the divide-by-12 VCO clock.
2A	HEO Status	7:0	HEO	R		Horizontal eye opening. Following HEO/VEO measurement, indicates the measured horizontal eye opening. Valid values are between 1 and 63 decimal. A value of 64, accompanied by register 0x24 bit 2 (NO_HITS_ERR) set, indicates the lack of a zero crossing detection. A value of 0, accompanied by register 0x24 bit 3 (NO_OPENING_ERR) set, indicates a fully closed eye.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
2B	VEO Status	7:0	VEO	R		Vertical eye opening. Following HEO/VEO measurement, indicates the measured vertical eye opening. Valid values are between 1 and 63 decimal. A value of 64, accompanied by register 0x24 bit 4 (VEO_MAX_ERR) set, indicates the lack of detection of the upper and lower limits of the eye.
2C	EOM Control 4	7:4	RSVD	R/W	0000	Reserved.
		3:0	EOM_MIN_HITS	R/W	0000	Eye opening monitor minimum hits. Sets the minimum required number of hits at each point in the horizontal direction to detect "closed" at that point.
2D	PPM Counter Control	7:3	RSVD	R/W	00000	Reserved.
		2	PPM_CNT_MODE	R/W	0	PPM counter mode. Controls the use of the PPM counter and the external reference clock when qualifying lock. 0: Normal operation. Qualify lock with the PPM counter if the reference clock is detected. 1: Ignore the PPM counter when determining lock, regardless of the presence of a reference clock (i.e. do not use the reference clock and run in referenceless mode).
		1	PPM_START	R/W	0	Manual PPM count trigger. When register 0x2D bit 0 (PPM_START_OV) is set, this bit can be used to start a manual PPM count measurement. To start another measurement, this bit must be toggled low to high. 0: Normal operation. Manual PPM count disabled. 1: Manual PPM count enabled.
		0	PPM_START_OV	R/W	0	Manual PPM count enable. Enables the use of register 0x2D bit 1 (PPM_START) to manually start a PPM count measurement. 0: Normal operation. PPM counter is controlled automatically by the LMH0376. 1: Manual PPM count operation enabled. Register 0x2D bit 2 (PPM_CNT_MODE) should be set to ignore the PPM counter so that the LMH0376 will not automatically attempt to start the PPM counter.
2E	PPM Threshold Control 1	7:0	PTCR1	R/W	11011011	1.485/2.97 Gbps low threshold, bits 15:8.
2F	PPM Threshold Control 2	7:0	PTCR2	R/W	11100110	1.485/2.97 Gbps low threshold, bits 7:0.
30	PPM Threshold Control 3	7:0	PTCR3	R/W	11011100	1.485/2.97 Gbps high threshold, bits 15:8.
31	PPM Threshold Control 4	7:0	PTCR4	R/W	00011010	1.485/2.97 Gbps high threshold, bits 7:0.
32	PPM Threshold Control 5	7:0	PTCR5	R/W	11011011	1.4835/2.967 Gbps low threshold, bits 15:8.
33	PPM Threshold Control 6	7:0	PTCR6	R/W	10101110	1.4835/2.967 Gbps low threshold, bits 7:0.
34	PPM Threshold Control 7	7:0	PTCR7	R/W	11011011	1.4835/2.967 Gbps high threshold, bits 15:8.
35	PPM Threshold Control 8	7:0	PTCR8	R/W	11100001	1.4835/2.967 Gbps high threshold, bits 7:0.
36	PPM Threshold Control 9	7:0	PTCR9	R/W	11101111	270 Mbps low threshold, bits 15:8.
37	PPM Threshold Control 10	7:0	PTCR10	R/W	11100100	270 Mbps low threshold, bits 7:0.
38	PPM Threshold Control 11	7:0	PTCR11	R/W	11110000	270 Mbps high threshold, bits 15:8.
39	PPM Threshold Control 12	7:0	PTCR12	R/W	00011100	270 Mbps high threshold, bits 7:0.
3A	PPM Threshold Control 13	7:0	PTCR13	R/W	11011110	125 Mbps low threshold, bits 15:8.
3B	PPM Threshold Control 14	7:0	PTCR14	R/W	00011111	125 Mbps low threshold, bits 7:0.
3C	PPM Threshold Control 15	7:0	PTCR15	R/W	11011110	125 Mbps high threshold, bits 15:8.
3D	PPM Threshold Control 16	7:0	PTCR16	R/W	01010011	125 Mbps high threshold, bits 7:0.

Table 12. SPI Registers (continued)

Addr (hex)	Name	Bits	Field	R/W	Default (binary)	Description
3E	PPM Timer Control 1	7:4	RSVD	R/W	0000	Reserved.
		3:0	PPM_TIMER[11:8]	R/W	1100	PPM reference clock timer, bits 11:8. This field, along with register 0x3F bits 7:0, comprise a 12-bit value corresponding to the number of reference clock cycles in which to count VCO/12 clock cycles (the measurement period).
3F	PPM Timer Control 2	7:0	PPM_TIMER[7:0]	R/W	00000000	PPM reference clock timer, bits 7:0. This field, along with register 0x3E bits 3:0, comprise a 12-bit value corresponding to the number of reference clock cycles in which to count VCO/12 clock cycles (the measurement period).
40	Reserved	7:0	RSVD	R/W	00000000	Reserved.
41	PPM Status	7:4	RSVD	R	0100	Reserved.
		3	REF_CLK_DET	R		Reference clock detected. 0: No external reference clock detected or reference clock detector disabled. 1: External reference clock detected.
		2	RATE_1_OV_M	R		1 over M rate detect. 0: 1 over M rate not detected. 1: 1.485/1.001 or 2.970/1.001 Gbps rate detected.
		1	PPM_CNT_MET	R		PPM count in range. When register 0x41 bit 0 (PPM_CNT_RDY) is set, this bit indicates that the current PPM count measurement was in range of one of the four valid bands configured in the PTCR registers.
		0	PPM_CNT_RDY	R		PPM count ready. Indicates the completion of a PPM count measurement. 0: PPM count measurement not ready or PPM counter disabled. 1: PPM count measurement complete.
42	PPM Count Status 1	7:0	PPM_COUNT[15:8]	R		PPM cycle count, bits 15:8. This field, along with register 0x43 bits 7:0, comprise a 16-bit value corresponding to the number of VCO/12 clock cycles in the current PPM count measurement.
43	PPM Count Status 2	7:0	PPM_COUNT[7:0]	R		PPM cycle count, bits 7:0. This field, along with register 0x42 bits 7:0, comprise a 16-bit value corresponding to the number of VCO/12 clock cycles in the current PPM count measurement.
44	Reserved	7:0	RSVD	R		Reserved.
45	Reserved	7:0	RSVD	R		Reserved.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com