











LM397

SNOS977F - MAY 2001 - REVISED MAY 2016

LM397 Single General-Purpose Voltage Comparator

Features

- T_A = 25°C. Typical Values Unless Otherwise
- 5-Pin SOT-23 Package
- Industrial Operating Range -40°C to +85°C
- Single or Dual Power Supplies
- Wide Supply Voltage Range 5 V to 30 V
- Low Supply Current 300 µA
- Low Input Bias Current 7 nA
- Low Input Offset Current ±1 nA
- Low Input Offset Voltage ±2 mV
- Response Time 440 ns (50-mV Overdrive)
- Input Common-Mode Voltage 0 to V_S 1.5 V

Applications

- A/D Converters
- Pulse, Square-Wave Generators
- **Peak Detector**
- **Industrial Applications**

3 Description

The LM397 device is a single voltage comparator with an input common mode that includes ground. The LM397 is designed to operate from a single 5-V to 30-V power supply or a split power supply. Its low supply current is virtually independent of the magnitude of the supply voltage.

The LM397 features an open-collector output stage. This allows the connection of an external resistor at the output. The output can directly interface with TTL, CMOS and other logic levels, by tying the resistor to different voltage levels (level translator).


The LM397 is available in the space-saving 5-Pin SOT-23 package and is pin-compatible to Tl's TL331, a single differential comparator.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM397	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Circuit





Tabl	le	of	Co	nte	nts
------	----	----	----	-----	-----

<u> </u>		woro cw	vannad	Page
•	iffer from pag	ge numb	ers in the current version.	
7.2 Functional Block Diagram	7	12		12
				12
			11.2 Trademarks	12
		11		
<u> </u>				
			-	
<u>.</u>		-		
<u> </u>		9		
		0		
		0		
			7.3 Feature Description	
1	Applications Description Revision History Pin Configuration and Functions Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Typical Characteristics Detailed Description 7.1 Overview 7.2 Functional Block Diagram Revision History E: Page numbers for previous revisions may diages from Revision E (October 2015) to Rev	6.2 ESD Ratings	Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings 4 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 4 6.5 Electrical Characteristics 5 6.6 Typical Characteristics 6 Detailed Description 7 7.1 Overview 7 7.2 Functional Block Diagram 7 7.2 Functional Block Diagram 7 12 Revision History E: Page numbers for previous revisions may differ from page numbers for Revision E (October 2015) to Revision F	Applications 1 7.4 Device Functional Modes

Changes from Revision D (March 2013) to Revision E

Page


Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Changes from Revision C (March 2013) to Revision D

Page



5 Pin Configuration and Functions



Pin Functions

F	PIN		DESCRIPTION			
NAME	NO.	TYPE	DESCRIPTION			
GND	2	Р	Ground			
OUTPUT	4	0	Output			
V _{IN} +	3	I	Noninverting Input			
V _{IN} -	1	I	Inverting Input			
V _S	5	Р	Supply			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
V _{IN} differential		30	30	V
Supply voltages		±15	30	V
Voltage at input pi	ins	-0.3	30	V
Junction temperat	tion temperature ⁽³⁾			
Soldering	Infrared or Convection (20 sec.)		235	°C
information	Wave Soldering (10 sec.)		260	°C
Storage Temperat	ture, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±2000	\/
V _(ESD)	discharge	Machine Model ⁽¹⁾⁽²⁾	±200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage, V _S	5	30	٧
Temperature ⁽¹⁾	-40	85	°C

⁽¹⁾ The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

6.4 Thermal Information

		LM397	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	186	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	92.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	38.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LM397

²⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

⁽³⁾ The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta,JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta,JA}$. All numbers apply for packages soldered directly onto a PCB.

⁽²⁾ Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

⁽²⁾ The maximum power dissipation is a function of T_{J(MAX)}, R_{θ,JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} – T_A)/ R_{θ,JA}. All numbers apply for packages soldered directly onto a PCB.



6.5 Electrical Characteristics

Unless otherwise specified, all limits are ensured for $T_A = 25$ °C, $V_S = 5$ V, $V^- = 0$ V, $V_{CM} = V^+/2 = V_O$.

	PARAMETER	TEST	TEST CONDITIONS				UNIT	
V	land effect veltage	$V_S = 5 \text{ V to } 30 \text{ V},$	T _A = 25°C		2	7	>/	
Vos	Input offset voltage	$V_0 = 1.4 \text{ V}, V_{CM} = 0 \text{ V}$	At the temperature extremes			10	mV	
	land offers summer	V 44V V 0V	$T_A = 25^{\circ}C$		1.6	50	^	
los	Input offset current	$V_{O} = 1.4 \text{ V}, V_{CM} = 0 \text{ V}$	At the temperature extremes			250	nA	
	Input bias current	$V_{O} = 1.4 \text{ V}, V_{CM} = 0 \text{ V}$	$T_A = 25^{\circ}C$		10	250	0 nA	
I _B	input bias current	V _O = 1.4 V, V _{CM} = 0 V	At the temperature extremes			400	IIA	
	Supply current	R_L = open, V_S = 5 V			0.25	0.7	mA	
I _S	Supply current	R_L = open, V_S = 30 V			0.3	2	ШХ	
Io	Output sink current	$V_{IN}^{+} = 1 \text{ V}, V_{IN}^{-} = 0 \text{ V}, V_{O} =$	= 1.5 V	6	13		mA	
1	Output leakage current	$V_{IN}^{+} = 1 \text{ V}, V_{IN}^{-} = 0 \text{ V}, V_{O} =$	= 5 V		0.1		nA	
ILEAKAGE	Output leakage current	$V_{IN}^{+} = 1 \text{ V}, V_{IN}^{-} = 0 \text{ V}, V_{O} = 0$	= 30 V		1		μΑ	
\/	Output valta an lavv	$I_{O} = -4 \text{ mA}, V_{IN}^{+} = 0 \text{ V},$	$T_A = 25^{\circ}C$		180	400	mV	
V _{OL}	Output voltage low	$V_{IN}^- = 1 \text{ V}$	At the temperature extremes			700	IIIV	
V	Common-mode input	$V_S = 5 \text{ V to } 30 \text{ V}^{(3)}$	$T_A = 25^{\circ}C$	0		$V_{S} - 1.5$	V	
V _{CM}	voltage range	V _S = 5 V 10 30 V · ·	At the temperature extremes	0		$V_S - 2$	V	
A _V	Voltage gain	$V_S = 15 \text{ V}, V_O = 1.4 \text{ V} \text{ to } 1$ $R_L > = 15 \text{ k}\Omega$ connected to			120		V/mV	
	Propagation delay	Input overdrive = 5 mV $R_L = 5.1 \text{ k}\Omega$ connected to 5	5 V, C _L = 15 pF		900			
t _{PHL} (high to low)		Input overdrive = 50 mV $R_L = 5.1 \text{ k}\Omega$ connected to 5	5 V, C _L = 15 pF		250		ns	
	Propagation delay	Input Overdrive = 5 mV $R_L = 5.1 \text{ k}\Omega$ connected to 5	Input Overdrive = 5 mV $R_L = 5.1 \text{ k}\Omega$ connected to 5 V, $C_L = 15 \text{ pF}$				μs	
t _{PLH}	(low to high)	Input overdrive = 50 mV $R_L = 5.1 \text{ k}\Omega$ connected to 5	5 V, C _L = 15 pF		440		ns	

All limits are specified by testing or statistical analysis.

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped


production material.

The input common-mode voltage of either input should not be permitted to go below the negative rail by more than 0.3V. The upper end of the common-mode voltage range is $V_S-1.5\ V$ at 25°C.



6.6 Typical Characteristics

 $T_A = 25$ °C. Unless otherwise specified.





7 Detailed Description

7.1 Overview

A comparator is often used to convert an analog signal to a digital signal. The comparator compares an input voltage (V_{IN}) at the noninverting pin to the reference voltage (V_{REF}) at the inverting pin. If V_{IN} is less than V_{REF} the output (V_O) is low (V_{OL}) . However, if V_{IN} is greater than V_{REF} , the output voltage (V_O) is high (V_{OH}) . Refer to Figure 6.




Figure 5. Basic Comparator




Figure 6. Basic Comparator Output

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Input Stage

The LM397 has a bipolar input stage. The input common-mode voltage range is from 0 to $(V_S - 1.5 \text{ V})$.

7.3.2 Output Stage

The LM397 has an open-collector grounded-emitter NPN output transistor for the output stage. This requires an external pullup resistor connected between the positive supply voltage and the output. The external pullup resistor should be high enough resistance so to avoid excessive power dissipation. In addition, the pullup resistor should be low enough resistance to enable the comparator to switch with the load circuitry connected. Because it is an open-collector output stage, several comparator outputs can be connected together to create an OR'ing function output. With an open collector, the output can be used as a simple SPST switch to ground. The amount of current which the output can sink is approximately 10 mA. When the maximum current limit is reached, the output transistor will saturate and the output will rise rapidly (Figure 7).

Feature Description (continued)




Figure 7. Output Saturation Voltage vs Output Sink Current

7.4 Device Functional Modes

7.4.1 Hysteresis

The basic comparator configuration may oscillate or produce a noisy output if the applied differential input is near the input offset voltage of the comparator. This tends to occur when the voltage on the input is equal or very close to the other input voltage. Adding hysteresis can prevent this problem. Hysteresis creates two switching thresholds (one for the rising input voltage and the other for the falling input voltage). Hysteresis is the voltage difference between the two switching thresholds. When both inputs are nearly equal, hysteresis causes one input to effectively move quickly pass the other. Thus, effectively moving the input out of region that oscillation may

For an inverting configured comparator, hysteresis can be added with a three resistor network and positive feedback. When input voltage (V_{IN}) at the inverting node is less than non-inverting node (V_T) , the output is high. The equivalent circuit for the three resistor network is R_1 in parallel with R_3 and in series with R_2 . The lower threshold voltage V_{T1} is calculated by Equation 1:

$$V_{T1} = ((V_S R_2) / (((R_1 R_3) / (R_1 + R_3)) + R_2))$$
(1)

When V_{IN} is greater than V_T , the output voltage is low. The equivalent circuit for the three resistor network is R_2 in parallel with R_3 and in series with R_1 . The upper threshold voltage V_{T2} is calculated by Equation 2:

$$V_{T2} = V_{S} ((R_{2} R_{3}) / (R_{2} + R_{3})) / (R_{1} + ((R_{2} R_{3}) / (R_{2} + R_{3})))$$
(2)

The hysteresis is defined in Equation 3:

$$\Delta V_{\rm IN} = V_{\rm T1} - V_{\rm T2} \tag{3}$$




Figure 8. Inverting Configured Comparator - LM397



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

LM397 will typically be used to compare a single signal to a reference or two signals against each other.

8.2 Typical Application




Figure 9. Inverting Comparator With Hysteresis

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	0 V to V _S – 1.5 V
Supply voltage	5 V to 30 V
Logic supply voltage (R _{PULLUP} voltage)	5 V to 30 V
Output current (V _{LOGIC} /R _{PULLUP})	1 μA to 20 mA
Input overdrive voltage	100 mV
Reference voltage	5.5 V

Table 1. Design Parameters

8.2.2 Detailed Design Procedure

When using TL331 in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- Output and drive current

Copyright © 2001–2016, Texas Instruments Incorporated

8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{CM}) must be taken in to account. If temperature operation is above or below 25°C the V_{CM} can range from 0 V to $V_S - 1.5$ V. This limits the input voltage range to as high as $V_S - 1.5$ V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a list of input voltage situation and their outcomes:

- 1. When both IN- and IN+ are both within the common mode range:
 - (a) If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - (b) If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

8.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage. To make an accurate comparison; the overdrive voltage should be higher than the input offset voltage. Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive.

8.2.2.3 Output and Drive Current

Output current is determined by the pullup resistance (R_{PULLUP}) and V_S voltage. The output current will produce a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use Figure 3 to determine V_{OL} based on the output current. The output current can also effect the transient response.

8.2.3 Application Curves




Figure 10. Response Time for Various Input Overdrives – t_{PHL}




Figure 11. Response Time for Various Input Overdrives – $$t_{\rm PLH}$$

Submit Documentation Feedback

Copyright © 2001–2016, Texas Instruments Incorporated



9 Power Supply Recommendations

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement; see the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, maintain the following layout guidelines:

- Use a printed-circuit-board (PCB) with a good, unbroken low-inductance ground plane. Proper grounding (use of ground plane) helps maintain specified performance of the LM397.
- To minimize supply noise, place a decoupling capacitor (0.1-μF ceramic, surface-mount capacitor) as close as possible to V_S as shown in Figure 12.
- On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- · Solder the device directly to the PCB rather than using a socket.
- For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less)
 placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some
 degradation to propagation delay when the impedance is low. Run the top-side ground plane between the
 output and inputs.
- Run the ground pin ground trace under the device up to the bypass capacitor, shielding the inputs from the
 outputs.

10.2 Layout Example




Figure 12. Comparator Board Layout



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12

www.ti.com 19-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM397MF	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	C397	
LM397MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	C397	Samples
LM397MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	C397	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Oct-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM397MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM397MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 18-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM397MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM397MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated