

[INA250A1,](https://www.ti.com/product/INA250A1) [INA250A2,](https://www.ti.com/product/INA250A2) [INA250A3,](https://www.ti.com/product/INA250A3) [INA250A4](https://www.ti.com/product/INA250A4) [SBOS511C](https://www.ti.com/lit/pdf/SBOS511) – APRIL 2015 – REVISED SEPTEMBER 2023

INA250 36-V, Bidirectional, Precision Current Sense Amplifier With Integrated Shunt Resistor

1 Features

TEXAS

INSTRUMENTS

- Precision Integrated Shunt Resistor:
	- Shunt Resistor: 2 mΩ
	- Shunt Resistor Tolerance: 0.1% (Max)
	- 15 A Continuous from –40°C to 85°C
	- 0°C to 125°C Temperature Coefficient: 10 ppm/°C
- High Accuracy:
	- Gain Error (Shunt and Amplifier): 0.3% (Max)
	- Offset Current: 50 mA (Max, INA250A2)
- Four Available Gains:
- INA250A1: 200 mV/A
- INA250A2: 500 mV/A
- INA250A3: 800 mV/A
- INA250A4: 2 V/A
- Wide Common-Mode Range: –0.1 V to 36 V
- Specified Operating Temperature: –40°C to 125°C

2 Applications

- Test Equipment
- Power Supplies
- **Servers**
- **Telecom Equipment**
- Automotive
- Solar Inverters
- Power Management

3 Description

The INA250 is a voltage-output, current-sensing amplifier family that integrates an internal shunt resistor to enable high-accuracy current measurements at common-mode voltages that can vary from 0 V to 36 V, independent of the supply voltage. The device is a bidirectional, lowor high-side current-shunt monitor that allows an external reference to be used to measure current flowing in both directions through the internal currentsensing resistor sensor. The integration of the precision current-sensing resistor provides calibration equivalent measurement accuracy with ultra-low temperature drift performance and ensures an optimized Kelvin layout for the sensing resistor is always obtained.

The INA250 family is available in four output voltage scales: 200 mV/A, 500 mV/A, 800 mV/A, and 2 V/A. This device is fully tested and specified for continuous currents up to 10 amps at the maximum temperature of 125°C. The INA250 operates from a single 2.7-V to 36-V supply and draws a maximum of 300 µA of supply current. All INA250 gain versions are specified over the extended operating temperature range (– 40°C to 125°C), and are available in a TSSOP-16 package.

Package Information

(1) For all available packages, see the orderable addendum at the end of the datasheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

Simplified Schematic

Table of Contents

4 Revision History

5 Pin Configuration and Functions

Figure 5-1. PW Package 16-Pin TSSOP Top View

Table 5-1. Pin Functions

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953.](https://www.ti.com/lit/pdf/spra953)

6.5 Electrical Characteristics

At $T_A = 25^{\circ}$ C, VS = 5 V, V_{IN+} = 12 V, V_{REF} = 2.5 V, I_{SENSE} = IN+ = 0 A, unless otherwise noted.

At $T_A = 25^{\circ}$ C, VS = 5 V, V_{IN+} = 12 V, V_{RFF} = 2.5 V, I_{SFNSF} = IN+ = 0 A, unless otherwise noted.

(1) RTI = referred-to-input.

(2) See *Typical Characteristics* curve, *Output Voltage Swing vs Output Current* ([Figure 6-19\)](#page-9-0).

(3) The supply voltage range maximum is 36 V, but the reference voltage cannot be higher than 18 V.

(4) See [Figure 7-1](#page-12-0) and the *[Layout](#page-22-0)* section for additional information on the current derating and layout recommendations to improve the current handling capability of the device at higher temperatures.

(5) See the *[Section 7.3.1](#page-11-0)* section for additional information regarding the integrated current-sensing resistor.

(6) System gain error includes amplifier gain error and the integrated sense resistor tolerance. System gain error does not include the stress related characteristics of the integrated sense resistor. These characteristics are described in the *Shunt Resistor* section of the *Electrical Characteristics* table.

(7) The internal shunt resistor is intended to be used with the internal amplifier and is not intended to be used as a stand-alone resistor. See the *[Integrated Shunt Resistor](#page-11-0)* section for more information.

6.6 Typical Characteristics

At $T_A = 25^{\circ}$ C, VS = 5 V, V_{IN+} = 12 V, V_{REF} = 2.5 V, I_{SENSE} = IN+ = 0 A, unless otherwise noted.

[INA250A1](https://www.ti.com/product/INA250A1), [INA250A2](https://www.ti.com/product/INA250A2), [INA250A3](https://www.ti.com/product/INA250A3), [INA250A4](https://www.ti.com/product/INA250A4) [SBOS511C](https://www.ti.com/lit/pdf/SBOS511) – APRIL 2015 – REVISED SEPTEMBER 2023 **www.ti.com**

[INA250A1](https://www.ti.com/product/INA250A1), [INA250A2](https://www.ti.com/product/INA250A2), [INA250A3](https://www.ti.com/product/INA250A3), [INA250A4](https://www.ti.com/product/INA250A4) [SBOS511C](https://www.ti.com/lit/pdf/SBOS511) – APRIL 2015 – REVISED SEPTEMBER 2023 **www.ti.com**

[INA250A1,](https://www.ti.com/product/INA250A1) [INA250A2,](https://www.ti.com/product/INA250A2) [INA250A3,](https://www.ti.com/product/INA250A3) [INA250A4](https://www.ti.com/product/INA250A4) [SBOS511C](https://www.ti.com/lit/pdf/SBOS511) – APRIL 2015 – REVISED SEPTEMBER 2023

7 Detailed Description

7.1 Overview

The INA250 features a 2-mΩ, precision, current-sensing resistor and a 36-V common-mode, zero-drift topology, precision, current-sensing amplifier integrated into a single package. High precision measurements are enabled through the matching of the shunt resistor value and the current-sensing amplifier gain providing a highlyaccurate, system-calibrated solution. Multiple gain versions are available to allow for the optimization of the desired full-scale output voltage based on the target current range expected in the application.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Integrated Shunt Resistor

The INA250 features a precise, low-drift, current-sensing resistor to allow for precision measurements over the entire specified temperature range of –40°C to 125°C. The integrated current-sensing resistor ensures measurement stability over temperature as well as improving layout and board constraint difficulties common in high precision measurements.

The onboard current-sensing resistor is designed as a 4-wire (or Kelvin) connected resistor that enables accurate measurements through a force-sense connection. Connecting the amplifier inputs pins (VIN– and VIN+) to the sense pins of the shunt resistor (SH– and SH+) eliminates many of the parasitic impedances commonly found in typical very-low sensing-resistor level measurements. Although the sense connection of the current-sensing resistor can be accessed via the SH+ and SH– pins, this resistor is not intended to be used as a stand-alone component. The INA250 is system-calibrated to ensure that the current-sensing resistor and current-sensing amplifier are both precisely matched to one another. Use of the shunt resistor without the onboard amplifier results in a current-sensing resistor tolerance of approximately 5%. To achieve the optimized system gain specification, the onboard sensing resistor must be used with the internal current-sensing amplifier.

The INA250 has approximately 4.5 mΩ of package resistance. 2 mΩ of this total package resistance is a precisely-controlled resistance from the Kelvin-connected current-sensing resistor used by the amplifier. The power dissipation requirements of the system and package are based on the total 4.5-mΩ package resistance between the IN+ and IN– pins. The heat dissipated across the package when current flows through the device ultimately determines the maximum current that can be safely handled by the package. The current consumption of the silicon is relatively low, leaving the total package resistance carrying the high load current as the primary contributor to the total power dissipation of the package. The maximum safe-operating current level is set to

ensure that the heat dissipated across the package is limited so that no damage to the resistor or the package itself occurs or that the internal junction temperature of the silicon does not exceed a 150°C limit.

External factors (such as ambient temperature, external air flow, and PCB layout) can contribute to how effectively the heat developed as a result of the current flowing through the total package resistance can be removed from within the device. Under the conditions of no air flow, a maximum ambient temperature of 85°C, and 1-oz. copper input power planes, the INA250 can accommodate continuous current levels up to 15 A. As shown in Figure 7-1, the current handling capability is derated at temperatures above the 85°C level with safe operation up to 10 A at a 125°C ambient temperature. With air flow and larger 2-oz. copper input power planes, the INA250 can safely accommodate continuous current levels up to 15 A over the entire –40°C to 125°C temperature range.

Figure 7-1. Maximum Current vs Temperature

7.3.2 Short-Circuit Duration

The INA250 features a physical shunt resistance that is able to withstand current levels higher than the continuous handling limit of 15 A without sustaining damage to the current-sensing resistor or the currentsensing amplifier if the excursions are very brief. Figure 7-2 shows the short-circuit duration curve for the INA250.

Figure 7-2. Short-Circuit Duration

7.3.3 Temperature Stability

System calibration is common for many industrial applications to eliminate initial component and system-level errors that can be present. A system-level calibration can reduce the initial accuracy requirement for many of the individual components because the errors associated with these components are effectively eliminated through the calibration procedure. Performing this calibration can enable precision measurements at the temperature in which the system is calibrated, but as the system temperature changes as a result of external ambient changes or due to self heating, measurement errors are reintroduced. Without accurate temperature

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBOS511C&partnum=INA250A1)* 13

compensation used in addition to the initial adjustment, the calibration procedure is not effective in accounting for these temperature-induced changes. One of the primary benefits of the very low temperature coefficient of the INA250 (including both the integrated current-sensing resistor and current-sensing amplifier) is ensuring that the device measurement remains highly accurate, even when the temperature changes throughout the specified temperature range of the device.

For the integrated current-sensing resistor, the drift performance is shown in Figure 7-3. Although several temperature ranges are specified in the *Electrical Characteristics* table, applications operating in ranges other than those described can use Figure 7-3 to determine how much variance in the shunt resistor value can be expected. As with any resistive element, the tolerance of the component varies when exposed to different temperature conditions. For the current-sensing resistor integrated in the INA250, the resistor does vary slightly more when operated in temperatures ranging from –40°C to 0°C than when operated from 0°C to 125°C. However, even in the –40°C to 0°C temperature range, the drift is still quite low at 25 ppm/°C.

Figure 7-3. Sensing Resistor vs Temperature

An additional aspect to consider is that when current flows through the current-sensing resistor, power is dissipated across this component. This dissipated power results in an increase in the internal temperature of the package, including the integrated sensing resistor. This resistor self-heating effect results in an increase of the resistor temperature helping to move the component out of the colder, wider drift temperature region.

7.4 Device Functional Modes

7.4.1 Amplifier Operation

The INA250 current-sense amplifier can be configured to measure both unidirectional and bidirectional currents through the reference voltage level applied to the reference pin, REF. The reference voltage connected to REF sets the output level that corresponds with a zero input current condition. For unidirectional operation, tie the REF pin to ground so that when the current increases, the output signal also increases upwards from this reference voltage (or ground in this case). For bidirectional currents, an external voltage source can be used as the reference voltage connected to the REF pin to bias up the output. Set the reference voltage to enable sufficient range above and below this level based on the expected current range to be measured. Positive currents result in an output signal that increases from the zero-current output level set by the reference voltage whereas negative currents result in an output signal that decreases.

For both unidirectional and bidirectional applications, the amplifier transfer function is shown in Equation 1:

$$
V_{\text{OUT}} = (I_{\text{LOAD}} \times \text{GAIN}) + V_{\text{REF}} \tag{1}
$$

where:

- I_{LOAD} is the current being measured passing through the internal shunt resistor,
- GAIN is the corresponding gain (mA/V) of the selected device, and
- V_{RFF} is the voltage applied to the REF pin

As with any difference amplifier, the INA250 common-mode rejection ratio is affected by any impedance present at the REF input. This concern is not a problem when the REF pin is connected directly to a reference or power supply. When using resistive dividers from a power supply or a reference voltage, buffer the REF pin with an op amp.

7.4.2 Input Filtering

An obvious and straightforward location for filtering is at the device output; however, this location negates the advantage of the low output impedance of the output stage buffer. The input then represents the best location for implementing external filtering. Figure 7-4 shows the typical implementation of the input filter for the device.

Figure 7-4. Input Filter

The addition of external series resistance at the input pins to the amplifier, however, creates an additional error in the measurement. Keep the value of these series resistors to 10 Ω or less, if possible, to reduce the affect to accuracy. The internal bias network illustrated in [Figure 7-4](#page-14-0) present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins, as shown in Figure 7-5.

Figure 7-5. Input Bias Current vs Differential Input Voltage

7.4.2.1 Calculating Gain Error Resulting from External Filter Resistance

If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the Kelvin connection of the shunt resistor, thus reducing the voltage that reaches the amplifier input terminals. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation as a result of the low input bias current of the amplifier and the typically low impedance of the traces between the shunt and amplifier input pins. The amount of error these external filter resistors add to the measurement can be calculated using Equation 3, where the gain error factor is calculated using Equation 2.

The amount of variance between the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value as well as the internal input resistors, R_{INT} ; see [Figure 7-4](#page-14-0). The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. Equation 2 calculates the expected deviation from the shunt voltage compared to the expected voltage at the device input pins.

Gain Error Factor =
$$
\frac{(1250 \times R_{INT})}{(1250 \times R_{S}) + (1250 \times R_{INT}) + (R_{S} \times R_{INT})}
$$
(2)

where:

- R_{INT} is the internal input resistor and
- R_S is the external series resistance

Gain Error
$$
(\%) = 100 - (100 \times Gain Error Factor)
$$
 (3)

With the adjustment factor equation including the device internal input resistance, this factor varies with each gain version; see [Table 7-1](#page-16-0). Each individual device gain error factor is listed in [Table 7-2.](#page-16-0)

The gain error that can be expected from the addition of the external series resistors can then be calculated based on Equation 3.

Table 7-2. Device Gain Error Factor

For example, using an INA250A2 and the corresponding gain error equation from Table 7-2, a series resistance of 10 Ω results in a gain error factor of 0.991. The corresponding gain error is then calculated using [Equation 3,](#page-15-0) resulting in a gain error of approximately 0.84% because of the external 10- $Ω$ series resistors.

7.4.3 Shutting Down the Device

Although the device does not have a shutdown pin, the low power consumption allows for the device to be powered from the output of a logic gate or transistor switch that can turn on and turn off the voltage connected to the device power-supply pin. However, in current-shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the device simplified schematic in shutdown mode, as shown in Figure 7-6.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBOS511C&partnum=INA250A1)* 17

Note that there is typically an approximate 1-MΩ impedance (from the combination of the feedback and input resistors) from each device input to the REF pin. The amount of current flowing through these pins depends on the respective configuration. For example, if the REF pin is grounded, calculating the effect of the 1-M Ω impedance from the shunt to ground is straightforward. However, if the reference or op amp is powered when the device is shut down, the calculation is direct. Instead of assuming 1 MΩ to ground, assume 1 MΩ to the reference voltage. If the reference or op amp is also shut down, some knowledge of the reference or op amp output impedance under shutdown conditions is required. For instance, if the reference source functions similar to an open circuit when un-powered, little or no current flows through the 1-MΩ path.

7.4.4 Using the Device with Common-Mode Transients Above 36 V

With a small amount of additional circuitry, the device can be used in circuits subject to transients higher than 36 V (such as in automotive applications). Use only zener diodes or zener-type transient absorbers (sometimes referred to as *transzorbs*); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors, as shown in Figure 7-7, as a working impedance for the zener. Keeping these resistors as small as possible is preferable, most often approximately 10 Ω . This value limits the affect on accuracy with the addition of these external components, as described in the *[Input Filtering](#page-14-0)* section. Device interconnections between the shunt resistor and amplifier have a current handling limit of 1 A. Using a 10-Ω resistor limits the allowable transient range to 10 V above the zener clamp in order to not damage the device. Larger resistor values can be used in this protection circuit to accommodate a larger transient voltage range, resulting in a larger affect on gain error. Because this circuit limits only short-term transients, many applications are satisfied with a 10-Ω resistor along with conventional zener diodes of the lowest power rating available.

Figure 7-7. Device Transient Protection

8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The INA250 measures the voltage developed across the internal current-sensing resistor when current passes through it. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed in this section.

8.2 Typical Applications

8.2.1 Current Summing

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBOS511C&partnum=INA250A1)* 19

8.2.1.1 Design Requirements

Three daisy-chained devices are illustrated in [Figure 8-1.](#page-18-0) The reference input of the first INA250 sets the quiescent level on the output of all the INA250 devices in the string.

8.2.1.2 Detailed Design Procedure

The outputs of multiple INA250 devices are easily summed by connecting the output signal of one INA250 to the reference input of a second INA250. Summing beyond two devices is possible by repeating this configuration, connecting the output signal of the next INA250 to the reference pin of a subsequent INA250 in the chain. The output signal of the final INA250 in this chain includes the current level information for all channels in the chain.

8.2.1.3 Application Curve

 $VS = 5 V$, $V_{REF} = 2.5 V$

Figure 8-2. Daisy-Chain Configuration Output Response

8.2.2 Parallel Multiple INA250 Devices for Higher Current

Figure 8-3. Parallel Summing Configuration

8.2.2.1 Design Requirements

The parallel connection for multiple INA250 devices can be used to reduce the equivalent overall sense resistance, enabling monitoring of higher current levels than a single device is able to accommodate alone. This configuration also uses a summing arrangement, as described in the *[Current Summing](#page-18-0)* section. A parallel summing configuration is shown in Figure 8-3.

8.2.2.2 Detailed Design Procedure

With a summing configuration the output of the first channel is fed into the reference input of the second, adding the distributed measurements back together into a single measured value.

8.2.2.3 Application Curve

 $VS = 24 V, V_{REF} = 12 V$

Figure 8-4. Parallel Configuration Output Response

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBOS511C&partnum=INA250A1)* 21

8.2.3 Current Differencing

Figure 8-5. Current Differencing Configuration

8.2.3.1 Design Requirements

Occasionally, the need may arise to confirm that the current into a load is identical to the current coming out of a load, such as when performing diagnostic testing or fault detection. This procedure requires precision current differencing. This method is the same as current summing, except that the two amplifiers have the respective inputs connected opposite of each other. Under normal operating conditions, the final output is very close to the reference value and proportional to any current difference. Figure 8-5 is an example of two INA250 devices connected for current differencing.

8.2.3.2 Detailed Design Procedure

The load current can also be measured directly at the output of the first channel. Although technically this configuration is current differencing, this connection (see [Figure 8-5\)](#page-21-0) is really intended to allow the upper (positive) sense channel to report any positive-going excursions in the overall output and the lower (negative) sense channel to report any negative-going excursions.

8.2.3.3 Application Curve

 $VS = 5 V$, $V_{REF} = 2.5 V$

Figure 8-6. Current Differencing Configuration Output Response

8.3 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond the powersupply voltage, VS. For example, the voltage applied to the VS power-supply pin can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as 36 V. Note also that the device can withstand the full 0-V to 36-V range at the input pins, regardless of whether the device has power applied or not. Power-supply bypass capacitors are required for stability and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 μF. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

8.4 Layout

8.4.1 Layout Guidelines

- The INA250 is specified for current handling of up to 10 A over the entire –40°C to 125°C temperature range using a 1-oz. copper pour for the input power plane as well as no external airflow passing over the device.
- The primary current-handling limitation for the INA250 is how much heat is dissipated inside the package. Efforts to improve heat transfer out of the package and into the surrounding environment improve the ability of the device to handle currents of up to 15 A over the entire –40°C to 125°C temperature range.
- Heat transfer improvements primarily involve larger copper power traces and planes with increased copper thickness (2 oz.) as well as providing airflow to pass over the device. The [INA250EVM](https://www.ti.com/lit/pdf/SBOU153) features a 2-oz. copper pour for the planes and is capable of supporting 15 A at temperatures up to 125°C.
- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

8.4.2 Layout Examples

Figure 8-7. Recommended Layout

[INA250A1,](https://www.ti.com/product/INA250A1) [INA250A2,](https://www.ti.com/product/INA250A2) [INA250A3,](https://www.ti.com/product/INA250A3) [INA250A4](https://www.ti.com/product/INA250A4) [SBOS511C](https://www.ti.com/lit/pdf/SBOS511) – APRIL 2015 – REVISED SEPTEMBER 2023

J101 J102 J201 J202 108-0740-001 108-0740-001 108-0740-001 108-0740-001 C103 C203 TP101 | U¹⁰³ | TP102 TP201 TP202 $\frac{1}{\text{DNP}}$ $\frac{1}{\frac{DNP}{}}$ O
TP₂₀₄ **Q**
TP205 O
TP105 O TP₁₀₄ U101 U201 $\frac{16}{15}$ IN+ $\frac{1}{1}$
 $\frac{1}{1}$
 $\frac{2}{3}$ $\frac{1}{1}$
 $\frac{1}{1}$
 $\frac{2}{3}$ $IN+$ C104 C105 C204 C205 $\frac{15}{14}$ IN+ $\frac{15}{14}$ $IN+$ $\frac{IN+}{IN+}$ ╫ ╫ ╫ ╫ i
NP DNP .
NP n
DNP VIN-VIN- \sqrt{N} VIN+ ¹² **R20 R202** R₁₀₁ R102 $\frac{13}{\text{SH+}}$ $\frac{13}{\text{SH+}}$ GND1 R_{101}^{101} 13 $_{\text{c}}$ $SH₂$ GND2 GND2 SH Ω θ θ VS1 VS2 Ω T101 OUI T201 **OUT** $\begin{array}{c|c|c|c|c|c|c|c|c} \hline \text{REF} & \text{out} & \text{out} & \text{out} & \text{out} \ \hline \text{REF} & \text{out} & \text{out} & \text{out} & \text{out} \ \hline \text{TP106} & 10 & \text{vs} & \text{GND} & \text{f} & \text{TP107} \ \hline \end{array}$ REF REF $R = 2$ $R = 10$
 $R = 20$
 $R = 10$
 $R = 20$
 $R = 10$
 $R = 20$
 $R = 20$
 $R = 20$ **Seed** 1 **Seed** 1 $\frac{10}{\text{vs}}$ $\frac{10}{\text{vs}}$ 2 GND 6
 6 2 GND $TP106 - \frac{10}{100}$ VS GND $\frac{6}{100}$ TP107 $TP206 - \frac{10}{100}$ vs GND $\frac{6}{100}$ TP207 3 GND $8/11$ 3 GND $8/11$ REF1 REF2 4 4 OUT1 OUT2 ED555/4DS GND₁ INA250A1PWR ED555/4DS GND₂ INA250A2PWR $\frac{1}{2}$ TP103 O TP108 O TP₂₀₈ Q
TP203 C102 C202 O
TP109 O
TP209 ╫ $V\leq 1$ V_{22} 0.1µF C101 0.1µF C201 ╫ 1µF 1µF $GND1$ $GND2$ J301 J302 J401 J402 108-0740-001 108-0740-001 108-0740-001 108-0740-001 **O**
TP301 C303 TP302 \overline{CP} C₄₀₃ \overline{CP} \overline{CP} C303 C403 $\frac{1}{\text{DNP}}$ $\frac{1}{\sqrt{2}}$ **C**
TP404 **Q**
TP405 O
TP304 О
ТР305 U301 U401 $\frac{16}{15}$ IN+ $\frac{1}{1}$
 $\frac{1}{1}$
 $\frac{2}{3}$ $\frac{16}{15}$ IN+ $\frac{1}{1}$
 $\frac{1}{1}$
 $\frac{2}{3}$ C304 C305 C405 C404 $\frac{14}{14}$ $\frac{104}{10}$ ╫ ╫ ╫ $IN+$ **DNP** DNP .
NP .
NP V_{IN} \overline{J} INI- $VIN VIN+$ R₃₀₁ R302 R401 R402 $\frac{13}{\text{SH+}}$ $\frac{13}{\text{SH+}}$ GND3 $\begin{bmatrix} 60.01 & 13 \\ 100.01 & 13 \end{bmatrix}$ $\begin{bmatrix} 60.01 & 100 \\ 100.01 & 100 \end{bmatrix}$ $\begin{bmatrix} 4 & 100.01 \\ 1 & 100.01 \end{bmatrix}$ $SH-$ GND4 $\begin{bmatrix} 601 & 13 \\ 100 & 13 \end{bmatrix}$ $\begin{bmatrix} 601 & 100 \\ 100 & 100 \end{bmatrix}$ $\begin{bmatrix} 4 & 100 \\ 1 & 100 \end{bmatrix}$ $\begin{bmatrix} 600 & 100 \\ 1 & 100 \end{bmatrix}$ SH VS3 0 0 VS4 0 0 T401 T₃₀¹ REF ⁷ OUT REF ⁷ **OUT** REF3 \rightarrow \rightarrow \rightarrow REF OUT \rightarrow \rightarrow OUT3 $REF4 \rightarrow \bigoplus_{i=1}^n REF$ OUT $\bigoplus_{i=1}^n A_i$ OUT4 1 1 **THOMA TOOL** $\frac{10}{\text{VS}}$ GND 6 $\frac{10}{\text{VS}}$ GND 2 2 $TP306 - \frac{10}{100}$ VS GND $\frac{0}{200}$ TP307 $TP406 \frac{10}{100} \text{ vs } \text{ GND} \frac{10}{100} \text{ T} \text{ P}407$ 3 GND $8/11$ 3 $REF4$ GND $8/11$ REF3 4 4 OUT3 OUT4 $GND3$ INA250A3PWR **ED555/4DS** $GND4$ INA250A4PWR $FDS5/4DS$ O
TP308 -Q
ТР303 Q _{TP408} O TP403 C302 C402 **Q**
TP409 **О**
ТР309 $\begin{array}{c}\n\begin{array}{c}\n\hline\n\end{array} \\
\hline\n0.1 \text{ }\mu \text{F}\n\end{array}$ $\begin{array}{c}\n\left| \right|_{\text{D}}\n\end{array}$ VS3 VS4 C301 C401 $\frac{1}{1}$ ╫ 1µF $\overline{\overline{G}}$ $GND4$

Figure 8-8. Recommended Layout Schematic

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

• INA250EVM User Guide, [SBOU153](https://www.ti.com/lit/pdf/SBOU153)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA250 :

• Automotive : [INA250-Q1](http://focus.ti.com/docs/prod/folders/print/ina250-q1.html)

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Sep-2023

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 13-Sep-2023

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated