

ESD851-Q1 36V Automotive Bidirectional ESD Protection Diode in SOD-323

1 Features

- ISO 10605 (330pF, 330Ω) ESD protection:
 - ±27kV contact discharge
 - ±30kV air gap discharge
- IEC 61000-4-5 surge protection:
 - $-6.5A (8/20 \mu s)$
 - Clamping voltage: 71V at 6.5A (8/20µs)
- IO Capacitance: 4.3pF (typical)
- Ultra low leakage current: 10nA (maximum)
- ESD clamping voltage: 56V at 16A TLP
- Industrial temperature range: -55°C to +150°C
- AEC-Q101 qualified
- Industry standard SOD-323 leaded package $(2.65 \text{mm} \times 1.3 \text{mm})$

2 Applications

- I/O Protection
- **Body Electronics & Lighting**
- Hybrid, Electric, & Powertrain Systems

3 Description

The ESD851-Q1 is a bidirectional ESD protection diode designed for clamping harmful transients such as ESD and surge. The ESD851-Q1 is rated to dissipate ESD strikes up to ±30kV (contact and air gap discharge), which exceeds the maximum level specified in the IEC 61000-4-2 international standard (Level 4). For surges, the device can clamp 8/20µs surges with peak currents up to 6.5A in accordance with the IEC 61000-4-5 standard.


This device also features a 4.3pF (typical) IO capacitance enabling it to protect data lines. The low dynamic resistance and low clamping voltage provides system level protection against transient events.

The ESD851-Q1 is offered in the industry standard, leaded SOD-323 package to enable easy solderability.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ESD851-Q1	DYF (SOD-323, 2)	2.65mm × 1.3mm

- For more information, see Section 8.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram

SLVSIB5 – DECEMBER 2024



Table of Contents

1 Features1	5.8 Typical Characteristics6
2 Applications1	6 Device and Documentation Support7
3 Description1	6.1 Documentation Support7
4 Pin Configuration and Functions3	6.2 Receiving Notification of Documentation Updates7
5 Specifications4	6.3 Support Resources7
5.1 Absolute Maximum Ratings4	6.4 Trademarks
5.2 ESD Ratings - AEC Specifications4	6.5 Electrostatic Discharge Caution7
5.3 ESD Ratings—IEC Specification4	6.6 Glossary7
5.4 ESD Ratings - ISO Specifications4	7 Revision History7
5.5 Recommended Operating Conditions4	8 Mechanical, Packaging, and Orderable Information7
5.6 Thermal Information5	8.1 Tape and Reel Information8
5.7 Electrical Characteristics5	8.2 Mechanical Data10



4 Pin Configuration and Functions




Figure 4-1. DYF Package, 2-Pin SOD-323 (Top View)

Table 4-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NO.	NAME	IIFE\ /		
1	IO	I/O	Protected Channel. If used as IO, connect pin 2 to ground	
2	IO	I/O	Protected Channel. If used as IO, connect pin 1 to ground	

(1) I = input, O = output. GND = ground



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	Parameter	MIN	MAX	UNIT
P _{PP} (2) (3)	IEC 61000-4-5 (t _p 8/20μs) Peak Pulse Power at 25°C		400	W
I _{PP}	IEC 61000-4-5 (t _p 8/20μs) Peak Pulse Current at 25°C		6.5	А
T _A	Ambient Operating Temperature	-55	150	°C
T _{stg}	Storage Temperature	-65	155	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Voltages are with respect to GND unless otherwise noted.
- (3) Measured at 25°C

5.2 ESD Ratings - AEC Specifications

Parameter		Parameter	Test Conditions	VALUE	UNIT
			Human body model (HBM), per AEC Q101-001 ⁽¹⁾	±2500	
	$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per AEC Q101-005 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings—IEC Specification

			VALUE	UNIT
V		IEC 61000-4-2 contact discharge	±30000	\/
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	±30000	v

5.4 ESD Ratings - ISO Specifications

Parameter		Test Conditions	VALUE	UNIT	
		pins (C = 150 pF; R = 330 Ω	±30000	
\ <u>\</u>	ISO 10605 Flootrostatia Discharge		C = 330 pF; R = 330 Ω	±27000	
V _(ESD)	ISO 10605 Electrostatic Discharge		C = 150 pF; R = 330 Ω	±30000	\ \ \
		pins	C = 330 pF; R = 330 Ω	±30000	

5.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input pin voltage	-36		36	V
T _A	Operating Free Air Temperature	-55		150	°C



5.6 Thermal Information

		ESD851-Q1	
	THERMAL METRIC (1)	DYF (SOD-323)	UNIT
		2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	686.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	267.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	560.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	91.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	546.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.7 Electrical Characteristics


At TA=25°C (unless otherwise noted) (1)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <10 nA, across operating temperature range			36	V
V_{BR}	Breakdown voltage	I _{IO} = 10 mA, I/O to GND or GND to I/O	37.8	-		V
I _{LEAK}	Reverse leakage current	V _{IO} = 36 V, IO to GND or GND to IO		5	10	nA
Surge clamping	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			47	V
	voltage, t _p = 8/20 μs	I _{PP} = 5 A, IO to GND or GND to IO		-	64	V
V_{CLAMP}	(2)	I _{PP} = 6.5 A, IO to GND or GND to IO			71	V
	TLP clamping voltage, t _p = 100 ns	I _{PP} = 16 A, IO to GND or GND to IO		56		V
R _{DYN} Dynamic resistance ⁽³⁾	Dynamic	IO to GND		0.6		Ω
	resistance ⁽³⁾	GND to IO		0.6		12
C _L	Line capacitance	$V_{IO} = 0 \text{ V}; f = 1 \text{ MHz, IO to GND}$		4.3	6	pF

- (1) Typical parameters are measured at 25°C
- (2) Nonrepetitive current pulse 8 to 20 µs exponentially decaying waveform according to IEC 61000-4-5
- (3) Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A



5.8 Typical Characteristics





6 Device and Documentation Support

6.1 Documentation Support

6.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ESD Layout Guide application reports
- · Texas Instruments, Generic ESD Evaluation Module user's guide
- · Texas Instruments, Reading and Understanding an ESD Protection data sheet

6.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

6.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.


7 Revision History


DATE	REVISION	NOTES
December 2024	*	Initial Release

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


8.1 Tape and Reel Information






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD851	LARGE T&R	DYF	2	3000	178.000	9.500	1.480	3.300	1.250	4.000	8.000	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD851	LARGE T&R	DYF	2	3000	210.000	200.000	42.000




8.2 Mechanical Data

DYF0002A

PACKAGE OUTLINE

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




EXAMPLE BOARD LAYOUT

DYF0002A

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



- 3. Publication IPC-7351 may have alternate designs.4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DYF0002A

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.6. Board assembly site may have different recommendations for stencil design.



www.ti.com 26-Feb-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ESD851DYFRQ1	ACTIVE	SOT	DYF	2	3000	RoHS & Green	SN	Level-3-260C-168 HR	-55 to 150	3H8F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ESD851-Q1:

PACKAGE OPTION ADDENDUM


www.ti.com 26-Feb-2025

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.




SMALL OUTLINE TRANSISTOR



- 3. Publication IPC-7351 may have alternate designs.4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 6. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated