

ESD501 Low Capacitance ESD Diode for RF and ADAS Signal Protection

1 Features

- IEC 61000-4-2 ESD Protection:
 - ±15kV contact discharge
 - ±15kV air gap discharge
- IEC 61000-4-5 surge protection:
 - 3A (8/20µs)
- I/O capacitance: 0.3pF (typical)
- Ultra low leakage current: 1nA (typical)
- Industry standard 0402 package

2 Applications

- Automotive Antenna ESD Protection
- RF Signal ESD Protection
- Near Field Communications (NFC)
- Automotive SerDes w/Power over Coax
- USB Type-C (short-to-Vbus tolerant)

3 Description

The ESD501 is a bidirectional ESD protection diode. The ESD501 is offered in the industry standard 0402 (DFN1006) package, and offers an IEC 61000-4-2 protection level of 15kV. The device can clamp 8/20µs surges with peak pulse currents up to 3A in accordance with the IEC 61000-4-5 standard.

The low capacitance and low leakage current help to ensure protection against transient events in a variety of systems and applications. This protection is key for many applications, such as smaller form factors and faster data speeds, which are becoming more popular over time.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ESD501	DPY (DFN1006, 2)	1mm × 0.6mm

- For more information, see Section 8.
- The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 3-1. Functional Block Diagram



Table of Contents

1 Features1	5.6 Electrical Characteristics
2 Applications1	
3 Description1	
4 Pin Configuration and Functions3	
5 Specifications4	•
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings -JEDEC Specifications4	
5.3 ESD Ratings - IEC Specifications4	
5.4 Recommended Operating Conditions4	
5.5 Thermal Information5	



4 Pin Configuration and Functions




Figure 4-1. DPY Package, 2-Pin DFN1006 (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	I I PE\ /	DESCRIPTION	
Ю	1	I/O ESD Protected Channel. If used as ESD I/O, connect pin 2 to ground		
IO	2	I/O ESD Protected Channel. If used as ESD I/O, connect pin 1 to ground		

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	Parameter	MIN	MAX	UNIT
I _{PPM}	IEC 61000-4-5 Surge (t_p = 8/20 μs) Peak Pulse Current at 25 °C $^{(2)}$		3	Α
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	155	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) Voltages are with respect to GND unless otherwise noted.

5.2 ESD Ratings -JEDEC Specifications

Parameter		Test Conditions	VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings - IEC Specifications

	Parameter	Test Conditions	VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±15000	\/
V _(ESD) Electrostatic discharge		IEC 61000-4-2 Air Discharge, all pins	±15000	v

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	-12	12	V
T _A	Operating Free Air Temperature	-40	125	°C

Product Folder Links: ESD501



5.5 Thermal Information

		ESD501	
	THERMAL METRIC ⁽¹⁾	DPY (DFN1006)	UNIT
		2 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	284.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	153.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	100.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	99.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Electrical Characteristics


At TA = 25°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 nA	-12		12	V
I _{LEAK}	Leakage current at V _{RWM}	VIO = ±12 V, I/O to GND		1	10	nA
V_{BR}	Breakdown voltage, I/O to GND ⁽¹⁾	I _{IO} = ±1 mA	13.2	15	18	V
	Surge clamping voltage, t _p = 8/20 μs	I _{PP} = 3 A, I/O to GND		23		V
	(2)	I _{PP} = 3 A, GND to I/O		23		V
V _{CLAMP}	TID elemping veltage t = 100 mg (3)	I _{PP} = ±4 A (100 ns TLP), I/O to GND		19.4		V
	TLP clamping voltage, $t_p = 100 \text{ ns}$ (3)	I _{PP} = ±16 A (100 ns TLP), I/O to GND		27		V
D	Dynamia rasiatanas (4)	I/O to GND		0.6		Ω
R_{DYN}	Dynamic resistance (4)	GND to I/O		0.6		77
C _{LINE}	Line capacitance, IO to GND	V _{IO} = 0 V, f = 1 MHz		0.3	0.5	pF


- V_{BR} is defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device enters the snapback state
- Device stressed with 8/20 µs exponential decay waveform according to IEC 61000-4-5 (2)
- Non-repetitive square wave current pulse, Transmission Line Pulse (TLP); ANSI / ESD STM5.5.1-2008 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A



5.7 Typical Characteristics









6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2024	*	Initial Release

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ESD501



www.ti.com 22-Nov-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ESD501DPYR	ACTIVE	X1SON	DPY	2	10000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 150	Q3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Nov-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width						
В0	Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD501DPYR	X1SON	DPY	2	10000	178.0	8.4	0.7	1.15	0.47	2.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Nov-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ESD501DPYR	X1SON	DPY	2	10000	205.0	200.0	33.0	

1 x 0.6 mm

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M
 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated