









DS90LVRA2-Q1 SNLS703 - DECEMBER 2023

DS90LVRA2-Q1 Automotive LVDS Dual Differential Line Receiver

1 Features

- AEC-Q100 and AEC-Q006 qualified for automotive applications
 - Temperature grade 2: -40°C to +105°C
- 600Mbps (300MHz) switching rates
- 50ps differential skew (typical)
- 0.1ns channel-to-channel skew (typical)
- Supports 1.8V to 3.3V power supply
- Flow-through pinout
- Power down high impedance on LVDS inputs
- Output slew rate control
- LVDS inputs accept LVDS/CML/LVPECL signals
- Conforms to ANSI/TIA/EIA-644 standard
- Pin compatible with DS90LV028A-Q1

2 Applications

- Automotive infotainment and cluster
- Automotive head unit

3 Description

The DS90LVRA2-Q1 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates, and CMOS output with slew rate control. The device is designed to support data rates of 600Mbps (300MHz) utilizing low voltage differential signaling (LVDS) technology.

The DS90LVRA2-Q1 accepts low voltage (350mV typical) differential input signals and translates them from 1.8V to 3.3V CMOS output levels depending on power supply voltage. The DS90LVRA2-Q1 has a flow-through design for easy PCB layout.

The DS90LVRA2-Q1 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-topoint interface applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
DS90LVRA2-Q1	DEM (WSON, 8)	2mm × 2mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.






Table of Contents

1 Features	7.4 Device Functional Modes9
2 Applications	8 Application and Implementation10
3 Description	
4 Pin Configuration and Functions	
5 Specifications	8.3 Power Supply Recommendations11
5.1 Absolute Maximum Ratings	4 8.4 Layout11
5.2 ESD Ratings	9 Device and Documentation Support13
5.3 Recommended Operating Conditions	9.1 Documentation Support13
5.4 Thermal Information	
5.5 Electrical Characteristics	9.3 Support Resources13
5.6 Switching Characteristics	9.4 Trademarks13
5.7 Typical Characteristics	
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description	

4 Pin Configuration and Functions




Figure 4-1. DEM Package, WSON 8 Pin (Top View)

Table 4-1. Pin Functions

P	IN	TYPE ⁽¹⁾	DESCRIPTION					
NAME	NO.	IIFE(/	DESCRIPTION					
GND	5	G	Ground pin					
R _{IN} 1-	1	I	Inverting receiver input pin					
R _{IN} 2-	4	I	Thiverting receiver input pin					
R _{IN} 1+	2	I	n-inverting receiver input pin					
R _{IN} 2+	3	I	Non-inverting receiver input pin					
R _{OUT} 2	6	0	Possiver autout nin					
R _{OUT} 1	7	0	eceiver output pin					
V _{CC}	8	Р	Power supply pin					

(1) I = input, O = output, G = ground



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Supply Voltage (V _{CC})			-0.3	4	V
Input Voltage (R _{IN} +, R _{IN} -)	-5	6	V		
Differential Voltage (R _{IN} + - R _{IN} -) for LVDS		0	3	V	
Output Voltage (R _{OUT})	-0.3	3.6	V		
Lead Temperature Range Soldering		.)		260	°C
Maximum Junction Temperature				135	°C
Storage temperature, T _{stg}	-65	150	°C		

(1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Charged-de	Charged-device model (CDM), per AEC Q100-011 ⁽²⁾	±1000	

- (1) AEC Q100-002 HBM ESD Classification Level 2
- (2) AEC Q100- 011 CDM ESD Classification Level C4A

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		N	IN	NOM	MAX	UNIT
V _{CC}	Supply voltage (3.3V mode)	;	3.0	3.3	3.6	V
V _{CC}	Supply voltage (2.5V mode)	2.	25	2.5	2.75	V
V _{CC}	Supply voltage (1.8V mode)	1.	62	1.80	1.98	V
V _R	Receiver input voltage (LVDS)		0		3.0	V
T _A	Operating free-air temperature	-	40		105	°C
T _{PCB}	PCB temperature (1mm away from device)				112	°C
TJ	Junction temperature				125	°C

5.4 Thermal Information

		DEM	
	THERMAL METRIC ⁽¹⁾	(WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	143.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	69.6	°C/W

 For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

Product Folder Links: DS90LVRA2-Q1



5.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ITH}	Differential input high threshold	V 4V == 5V V 4 00 V += 0 0 V			100	\/
V _{ITL}	Differential input low threshold	$V_{IB} = -4 \text{ V or 5V}, V_{CC} = 1.62 \text{ V to } 3.6 \text{ V}$	-100			mV
V _{HYS}	Differential input voltage hysteresis, V _{IT1} – V _{IT2}	V _{CC} = 1.62 V to 3.6 V	20	40	120	mV
V _{CM_RANGE}		V _{CC} = 1.62 - 1.98V	-1	1.2	2	V
	Input common mode voltage range	V _{CC} = 2.3 - 2.7 V	-2.5	1.2	3	V
		V _{CC} = 3.0 - 3.6 V	-4	1.2	5	V
		I _{OH} = -4mA, V _{CC} = 1.8V ± 10%	1.3			V
V _{OH}	High-level output voltage	I _{OH} = -4mA, V _{CC} = 2.5V ± 10%	1.8			V
		$I_{OH} = -4mA$, $V_{CC} = 3.3V \pm 10\%$	2.6			V
V_{OL}		I _{OL} = 4mA, V _{CC} = 1.8V ± 10%			0.2	V
	Low-level output voltage	I _{OL} = 4mA, V _{CC} = 2.5V ± 10%			0.3	V
		$I_{OL} = 4mA$, $V_{CC} = 3.3V \pm 10\%$			0.4	V
		V _{CC} = 3.6 V, No load, Steady-state, V _{ID} =200mV/-200mV			25	mA
I _{CC_ACTIVE}	Supply current	V _{CC} = 2.7 V, No load, Steady-state, V _{ID} =200mV/-200mV			25	mA
		V _{CC} = 1.98V, No load, Steady-state, V _{ID} =200mV/-200mV			25	mA
		V _I = -1.0 V, Other input open			±35	μΑ
	Input current	V _I = 2.4 V, Other input open			±20	μA
I _I	(A or B inputs)	V_1 = -4 V, Other input open (split between 85°C) (±80 μ A)			±120	μA
		V _I = 5V, Other input open			±40	μA
I _{I(OFF)}	Power-off output current (Y or Z outputs)	V _Y or V _Z = 1.98V, V _{CC} = 0 V	±í			μΑ
	D	V _A or V _B = -1 V or 2.0 V, V _{CC} = 0 V			±30	μΑ
I _{I(OFF)}	Power-off input current (A or B inputs)	V_A or $V_B = -4$ or 5V, $V_{CC} = 0$ V			±70	μΑ
	(2p 3.3)	V_A or $V_B = 0 \text{ V}$ or 2.4 V, $V_{CC} = 0 \text{ V}$			±30	μA



5.6 Switching Characteristics

V_{ID} = 200mV, C_L = 10pF and over operating temperature ranges, unless otherwise specified. (1) (2)

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT
		V _{CC} = 1.8V ± 10%, trf = 1ns	2.5	4.4	7.7	ns
t _{PHLD}	Differential Propagation Delay High to Low	V _{CC} = 2.5V ± 10%, trf = 1ns	2.2	3.3	5.1	ns
		$V_{CC} = 3.3V \pm 10\%$, trf = 1ns	1.9	2.9	4.1	ns
		V _{CC} = 1.8V ± 10%, trf = 1ns	2.7	4.4	7.7	ns
t _{PLHD}	Differential Propagation Delay Low to High	$V_{CC} = 2.5V \pm 10\%$, trf = 1ns	2.4	3.4	5.1	ns
		$V_{CC} = 3.3V \pm 10\%$, trf = 1ns	2.2	3.1	1.4 7.7 3.3 5.1 2.9 4.1 4.4 7.7 3.4 5.1 3.1 4.1 680 500 610 1990 1400 1800 0.6 0.3 0.3 3.0 1.7 1.2 00 740 90 740 50 740 60 740 60 740 00 740	ns
		V _{CC} = 1.8V ± 10%, trf = 1ns	-680		680	ps
t _{SKD1_S}	Differential Pulse Skew (t _{PHLD} – t _{PLHD)} (3)	$V_{CC} = 2.5V \pm 10\%$, trf = 1ns	-500		500	ps
		V _{CC} = 3.3V ± 10%, trf = 1ns	-610		610	ps
		V_{CC} = 1.8V ± 10%, trf = 0.25ns, 400Mbps	-1990		1990	ps
-	Differential Pulse Skew (t _{PHLD} – t _{PLHD}) ⁽³⁾	V_{CC} = 2.5V ± 10%, trf = 0.25ns, 400Mbps	-1400		1400	ps
		V_{CC} = 3.3V ± 10%, trf = 0.25ns, 400Mbps	-1800		1800	ps
		$V_{CC} = 1.8V \pm 10\%$, trf = 0.25ns			0.6	ns
t _{SKD2}	Differential Channel-to-Channel Skew (4)	$V_{CC} = 2.5V \pm 10\%$, trf = 0.25ns			0.3	ns
		$V_{CC} = 3.3V \pm 10\%$, trf = 0.25ns			0.3	ns
		V _{CC} = 1.8V ± 10%, trf = 0.25ns			3.0	ns
t _{SKD3}	Differential Part to Part Skew (5)	$V_{CC} = 2.5V \pm 10\%$, trf = 0.25ns			1.7	ns
		$V_{CC} = 3.3V \pm 10\%$, trf = 0.25ns			1.2	ns
		V _{CC} = 1.8V	250	500	740	ps
t _R	Rise Time	V _{CC} = 2.5V	250	390	740	ps
		V _{CC} = 3.3V	250	450	740	ps
		V _{CC} = 1.8V	250	560	740	ps
t _F	Fall Time	V _{CC} = 2.5V	250	360	740	ps
		V _{CC} = 3.3V	250	400	740	ps
f _{MAX}	Maximum Operating Frequency (11)		300			MHz

- (1) C_L includes probe and jig capacitance.
- (2) Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_0 = 50\Omega$, t_r and t_f (0% to 100%) \leq 3ns for R_{IN} .
- (3) t_{SKD1} is the magnitude difference in differential propagation delay time between the positive-going-edge and the negative-going-edge of the same channel.
- (4) t_{SKD2} is the differential channel-to-channel skew of any event on the same device. This specification applies to devices having multiple receivers within the integrated circuit.
- (5) t_{SKD3}, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
- (6) f_{MAX} generator input conditions: t_r = t_f < 1ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35 peak to peak). Output criteria: 60%/40% duty cycle, V_{OL} (max), V_{OH} (min), load = 15pF (stray plus probes).

Product Folder Links: DS90LVRA2-Q1

5.7 Typical Characteristics

T_A = 25°C, Load = 5pF (unless otherwise notes)




Figure 5-1. Power Supply Current vs Data Rate (V_{CC} = 1.8V, 2 Channels)



6 Parameter Measurement Information




Figure 6-1. Receiver Propagation Delay and Transition Time Test Circuit





Figure 6-2. Receiver Propagation Delay and Transition Time Waveforms

7 Detailed Description

7.1 Overview

Figure 8-1 shows how LVDS drivers and receivers are intended to be used primarily in a simple point-to-point configuration. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the source through a impedance controlled 100Ω differential PCB traces. Use a termination resistor of 100Ω and place it as close to the receiver input pins as possible. The termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver.

7.2 Functional Block Diagram



7.3 Feature Description

The DS90LVRA2-Q1 differential line receiver is capable of detecting signals as low as 100mV over a common-mode range of $\neg 4V$ to 5V (V_{CC} at 3.3V). The common voltage range is related to the LVDS driver offset voltage, which is typically +1.2V. The differential signal from the LVDS driver is centered around the +1.2V offset voltage and may shift around this center point. The shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of +0V to +3V (measured from each pin to ground).

7.4 Device Functional Modes

Table 7-1. Truth Table

INPUTS ⁽¹⁾	OUTPUT
V _{ID} ≥ 100mV	Н
V _{ID} ≤ −100mV	L
-100mV ≤ V _{ID} ≤ 100mV	Undetermined

(1)
$$V_{ID} = [R_{IN}+] - [R_{IN}-]$$



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

For general application guidelines and hints about LVDS drivers and receivers, refer to the *LVDS application* notes and design guides.

8.2 Typical Application




Figure 8-1. Balanced System Point-to-Point Application

8.2.1 Design Requirements

When using LVDS devices, it is important to specify controlled impedance PCB traces. All components of the transmission media must have a matched differential impedance of 100Ω and must not introduce major impedance discontinuities.

8.2.2 Detailed Design Procedure

8.2.2.1 Power Decoupling Recommendations

Bypass capacitors must be used on power pins. It is recommended to use surface mount high frequency ceramic $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes. A $10\mu\text{F}$ (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground.

8.2.2.2 Termination

Use a termination resistor that best matches the differential impedance or the transmission line. The resistor should be between 90Ω and 110Ω . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work correctly without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice. Surface mount 1% resistors are the best

PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be < 10mm (12mm maximum).

Product Folder Links: DS90LVRA2-Q1

8.2.2.3 Input Failsafe Biasing

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to V_{DD} through a pull up resistor and ties the negative LVDS input pin to GND by a pull down resistor. The pull up and pull down resistors should be in the $5k\Omega$ to $15k\Omega$ range to minimize loading and waveform distortion to the driver. Set the common-mode bias point to approximately 1.2V so that it is compatible with the internal circuitry. For more information, refer to application note AN-1194 *Failsafe Biasing of LVDS Interfaces*.

8.2.2.4 Probing LVDS Transmission Lines

Always use high impedance (> $100k\Omega$), low capacitance (< 2pF) scope probes with a wide bandwidth (1GHz) scope. Improper probing will give deceiving results.

8.2.3 Application Curves




Figure 8-2. Propagation Delay vs Temperature (V_{CC} = 1.8V, Load = 10pF, Average of 2 Channels)

8.3 Power Supply Recommendations

Bypass capacitors must be used on power pins. TI recommends using high-frequency, ceramic, 0.1µF and 0.01µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed-circuit board improves decoupling. Multiple vias must be used to connect the decoupling capacitors to the power planes. A 10µF bulk capacitor, 35V (or greater) solid tantalum capacitor must be connected at the power entry point on the printed-circuit board between the supply and ground.

8.4 Layout

8.4.1 Lavout Guidelines

8.4.1.1 Differential Traces

Use controlled impedance traces which match the differential impedance of your transmission trace and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate reflections and make sure noise is coupled as common-mode. In fact, differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode, which is rejected by the receiver.



Match electrical lengths between traces to reduce skew. It is important to note: skew between the signals of a pair means a phase difference between signals, which destroys the magnetic field cancellation benefits of differential signals and EMI, will result. (Note that the velocity of propagation, $v = c/E_r$ where c (the speed of light) = 0.2997mm/ps or 0.0118in/ps). Do not rely solely on the auto-route function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowed.

8.4.1.2 PC Board Considerations

Use at least 4 PCB board layers (top to bottom): LVDS signals, ground, power, and TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL signals may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers, which are isolated by one or more power or ground planes.

8.4.2 Layout Examples




Figure 8-3. EVM Layout

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Failsafe Biasing of LVDS Interfaces application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES
December 2023	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
D9LVRA2DEMRQ1	ACTIVE	WSON	DEM	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LR2Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DS90LVRA2-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 23-Sep-2024

Catalog : DS90LVRA2

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
D9LVRA2DEMRQ1	WSON	DEM	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 2-Feb-2024



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	D9LVRA2DEMRQ1	WSON	DEM	8	3000	210.0	185.0	35.0	






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated