

CSD87313DMS 30-V Dual N-Channel NexFET™ Power MOSFETs

1 Features

- Low-Source-to-Source On Resistance
- Dual Common Drain N-Channel MOSFETs
- Optimized for 5-V Gate Drive
- Low Q_g and Q_{gd}
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 3.3-mm x 3.3-mm Plastic Package


2 Applications

- USB Type-C™ and Power Delivery (PD) VBus Protection
- Battery Protection
- Load Switch


3 Description

The CSD87313DMS is a 30-V common drain, dual N-channel device designed for USB Type-C/PD and battery protection. This SON 3.3-mm x 3.3-mm device has low-source-to-source on resistance that minimizes losses and offers low-component count for space constrained applications.

Schematic



$R_{S1S2(ON)}$ vs V_{GS}



Product Summary

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{S1S2}	Source1-to-Source2 Voltage	30	V
Q_g	Gate Charge Total (4.5 V)	28	nC
Q_{gd}	Gate Charge Gate-to-Drain	6.0	nC
$R_{S1S2(on)}$	Max Source1-to-Source2 On Resistance	$V_{GS} = 2.5\text{ V}$	9.6
		$V_{GS} = 4.5\text{ V}$	5.5
$V_{GS(th)}$	Threshold Voltage	0.9	V

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD87313DMS	2500	13-Inch Reel	SON 3.30-mm x 3.30-mm Plastic Package	Tape and Reel
CSD87313DMST	250	7-Inch Reel		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$ unless otherwise stated		VALUE	UNIT
V_{S1S2}	Source1-to-Source2 Voltage	30	V
V_{GS}	Gate-to-Source Voltage ⁽¹⁾	± 10	V
I_{S1S2}	Continuous Source Current ⁽²⁾	17	A
I_{SM}	Pulsed Source Current, $T_A = 25^\circ\text{C}$ ⁽²⁾⁽³⁾	120	A
P_D	Power Dissipation ⁽²⁾	2.7	W
	Power Dissipation ⁽⁴⁾	1	
T_J , T_{stg}	Operating Junction, Storage Temperature	-55 to 150	$^\circ\text{C}$
E_{AS}	Avalanche Energy, Single Pulse, $I_D = 37\text{ A}$, $L = 0.1\text{ mH}$, $R_G = 25\ \Omega$	67	mJ

(1) V_{G1S1} should not exceed $\pm 10\text{ V}$ and V_{G2S2} should not exceed $\pm 10\text{ V}$.

(2) Typical $R_{\theta JA} = 45^\circ\text{C/W}$ when mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.

(3) Duty cycle $\leq 2\%$, pulse duration $\leq 300\ \mu\text{s}$.

(4) Typical $R_{\theta JA} = 125^\circ\text{C/W}$ on a minimum 2-oz Cu pad.

Gate Charge




Table of Contents

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics..... 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics..... 4 6 Device and Documentation Support 8	6.1 Receiving Notification of Documentation Updates.... 8 6.2 Community Resources..... 8 6.3 Trademarks 8 6.4 Electrostatic Discharge Caution..... 8 6.5 Glossary 8 7 Mechanical, Packaging, and Orderable Information 9 7.1 DMS Package Dimensions 9 7.2 Recommended PCB Pattern..... 10 7.3 Recommended Stencil Opening 11
--	---

4 Revision History

DATE	REVISION	NOTES
April 2017	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
I_{S1S2}	Source1-to-Source2 leakage current	$V_{G1S1} = 0\text{ V}, V_{G2S2} = 0\text{ V}, V_{S1S2} = 24\text{ V}$			1	μA
I_{GSS}	Gate-to-source leakage current	$V_{S1S2} = 0\text{ V}, V_{GS} = 10\text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{S1S2} = V_{GS}, I_{S1S2} = 250\ \mu\text{A}$	0.6	0.9	1.2	V
$R_{S1S2(on)}$	Source1-to-Source2 on resistance	$V_{GS} = 2.5\text{ V}, I_{S1S2} = 20\text{ A}$		6.7	9.6	m Ω
		$V_{GS} = 4.5\text{ V}, I_{S1S2} = 23\text{ A}$		4.6	5.5	
g_{fs}	Transconductance	$V_{S1S2} = 3\text{ V}, I_{S1S2} = 23\text{ A}$		149		S
DYNAMIC CHARACTERISTICS⁽¹⁾						
C_{ISS}	Input capacitance	$V_{GS} = 0\text{ V}, V_{S1S2} = 15\text{ V}, f = 1\text{ MHz}$		3300	4290	pF
C_{OSS}	Output capacitance			281	365	pF
C_{RSS}	Reverse transfer capacitance			154	200	pF
Q_g	Gate charge total (4.5 V)	$V_{S1S2} = 15\text{ V}, I_{S1S2} = 23\text{ A}$ $V_{G1S1} = 4.5\text{ V}, V_{G2S2} = 0\text{ V}$		28		nC
Q_{gd}	Gate charge gate-to-drain			6.0		nC
Q_{gs}	Gate charge gate-to-source			6.3		nC
$Q_{g(th)}$	Gate charge at V_{th}			3.2		nC
$t_{d(on)}$	Turnon delay time	$V_{S1S2} = 15\text{ V}, I_{S1S2} = 23\text{ A}$ $V_{GS} = 4.5\text{ V}, R_{GEN} = 0\ \Omega$		9		ns
t_r	Rise time			27		ns
$t_{d(off)}$	Turnoff delay time			41		ns
t_f	Fall time			13		ns
DIODE CHARACTERISTICS						
I_{fss}	Maximum continuous Source1-to-Source2 diode forward current ⁽²⁾	$V_{G1S1} = 0\text{ V}, V_{G2S2} = 4.5\text{ V}$			2	A
V_{fss}	Source1-to-Source2 diode forward voltage	$V_{G1S1} = 0\text{ V}, V_{G2S2} = 4.5\text{ V}, I_{fss} = 23\text{ A}$		0.8	1.0	V

(1) Dynamic characteristic measurements are for a single FET.


(2) Typical $R_{\theta JA} = 125^\circ\text{C/W}$ on a minimum 2-oz Cu pad.

5.2 Thermal Information


 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		UNIT
$R_{\theta JA}$	Junction-to-case thermal resistance ⁽¹⁾	125 $^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾	45 $^\circ\text{C/W}$

(1) Device mounted on minimum 2-oz (0.071-mm) thick Cu.

(2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


M0161-01

 $R_{\theta JA} = 45^\circ\text{C/W}$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.


M0161-02

 $R_{\theta JA} = 125^\circ\text{C/W}$ when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise stated)




Figure 1. Saturation Characteristics




Figure 2. Saturation Characteristics




Figure 3. Saturation Characteristics




Figure 4. Saturation Characteristics




Figure 5. Normalized On-State Resistance vs Temperature




Figure 6. On-State Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

T_A = 25°C (unless otherwise stated)




Figure 7. Transfer Characteristics




Figure 8. Typical Diode Forward Voltage




Figure 9. Gate Charge




Figure 10. Capacitance




Figure 11. Maximum Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise stated)




Figure 13. Threshold Voltage vs Temperature




Figure 14. Single Pulse Unclamped Inductive Switching




Figure 15. Maximum Source1-to-Source2 Current vs Temperature

Typical MOSFET Characteristics (continued)

T_A = 25°C (unless otherwise stated)




Figure 16. Transient Thermal Impedance

6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
 USB Type-C is a trademark of USB Implementers Forum.
 All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 DMS Package Dimensions




4222980/A 05/2016

- (1) All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- (2) This drawing is subject to change without notice.
- (3) The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

Table 1. Pin Configuration Table

POSITION	DESIGNATION	POSITION	DESIGNATION
1	Gate 1	5	Source 2
2	Drain	6	Source 2
3	Drain	7	Source 1
4	Gate 2	8	Source 1


7.2 Recommended PCB Pattern



4222980/A 05/2016

- (1) This package is designed to be soldered to a thermal pad on the board. For more information, see [QFN/SON PCB Attachment \(SLUA271\)](#).
- (2) Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

7.3 Recommended Stencil Opening



- (1) Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD87313DMS	ACTIVE	WSON	DMS	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313	Samples
CSD87313DMST	ACTIVE	WSON	DMS	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD87313	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87313DMST	WSON	DMS	8	250	178.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87313DMST	WSON	DMS	8	250	180.0	180.0	79.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated