

CSD18504Q5A 40V N-Channel NexFET[™] Power MOSFET

1 Features


- Ultra-low Q_g and Q_{gd} Low thermal resistance
- Avalanche rated
- Logic level
- Pb free terminal plating
- RoHS compliant •
- Halogen free
- SON 5mm × 6mm plastic package

2 Applications


- **DC-DC** conversion ٠
- Secondary side synchronous rectifier
- Battery motor control

3 Description

This 5.3mΩ, SON 5mm × 6mm, 40V NexFET[™] power MOSFET is designed to minimize losses in power conversion applications.







Product Summary

T _A = 25°C		TYPICAL VALUE		UNIT
V _{DS}	Drain-to-Source Voltage	40	40	
Qg	Gate Charge Total (4.5V)	7.7 2.4		nC
Q _{gd}	Gate Charge Gate-to-Drain			nC
Б	Drain-to-Source On-Resistance	V _{GS} = 4.5V	7.5	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10V	5.3	mΩ
V _{GS(th)}	Threshold Voltage 1.9		V	

Ordering Information (1)

Device	Qty	Media	Package	Ship
CSD18504Q5A	2500	13-Inch Reel	SON 5mm × 6mm	Tape and
CSD18504Q5AT	250	7-Inch Reel	Plastic Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	25°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	40	V
V _{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	50	
ID	Continuous Drain Current (Silicon limited), $T_{C} = 25^{\circ}C$	75	A
	Continuous Drain Current ⁽¹⁾	15	
I _{DM}	Pulsed Drain Current ⁽²⁾	275	А
D	Power Dissipation ⁽¹⁾	3.1	W
PD	Power Dissipation, $T_C = 25^{\circ}C$	77	vv
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse I _D = 43A, L = 0.1mH, R _G = 25Ω	92	mJ

- Typical $R_{\theta JA} = 40^{\circ}$ C/W on a 1-inch² , 2oz. Cu pad on a (1) 0.06-inch thick FR4 PCB.
- Max $R_{\theta JC}$ = 2.0 °C/W, pulse duration ≤100µs, duty cycle (2) ≤1%






Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Specifications	
4.1 Electrical Characteristics	
4.2 Thermal Information	3
4.3 Typical MOSFET Characteristics	4
5 Device and Documentation Support	
5.1 Third-Party Products Disclaimer	7
-	

	5.2 Documentation Support	. 7
	5.3 Receiving Notification of Documentation Updates	.7
	5.4 Support Resources	. 7
	5.5 Trademarks	.7
	5.6 Electrostatic Discharge Caution	.7
	5.7 Glossary	.7
6	Revision History	. 8
	Mechanical, Packaging, and Orderable Information	



4 Specifications

4.1 Electrical Characteristics

$(T_A = 25^{\circ}C \text{ unless otherwise states})$	d)	

	PARAMETER	TEST CONDITIONS	MIN TYF	MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0V, I _D = 250µA	40		V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0V, V _{DS} = 32V		1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0V, V _{GS} = 20V		100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.5 1.9	2.4	V
D	Drain-to-Source On-Resistance	V _{GS} = 4.5V, I _D = 17A	7.5	5 9.8	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10V, I _D = 17A	5.3	6.6	mΩ
g _{fs}	Transconductance	V _{DS} = 20V, I _D = 17A	71		S
DYNAM	IC CHARACTERISTICS				
C _{iss}	Input Capacitance		1380) 1656	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 20V, f = 1MHz$	310) 372	pF
C _{rss}	Reverse Transfer Capacitance		8	9.6	pF
R _G	Series Gate Resistance		1.4	2.8	Ω
Qg	Gate Charge Total (4.5V)		7.7	9.2	nC
Qg	Gate Charge Total (10V)		16	6 19	
Q _{gd}	Gate Charge Gate-to-Drain	V _{DS} = 20V, I _D = 17A	2.4	Ļ	nC
Q _{gs}	Gate Charge Gate-to-Source		3.2	2	nC
Q _{g(th)}	Gate Charge at V _{th}		2.2	2	nC
Q _{oss}	Output Charge	V _{DS} = 20V, V _{GS} = 0V	21		nC
t _{d(on)}	Turn On Delay Time		3.2	2	ns
t _r	Rise Time	$V_{DS} = 20V, V_{GS} = 10V,$	6.8	3	ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 17A, R_G = 0\Omega$	12	2	ns
t _f	Fall Time		2	2	ns
DIODE (CHARACTERISTICS	· · ·	I		
V _{SD}	Diode Forward Voltage	I _{SD} = 17A, V _{GS} = 0V	3.0	3 1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 20V, I _F = 17A,	39)	nC
t _{rr}	Reverse Recovery Time	di/dt = 300A/µs	28	3	ns

4.2 Thermal Information


(T_A = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance ⁽¹⁾			2.0	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ⁽¹⁾ ⁽²⁾			50	0/11


(1) $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45cm²), 2oz. (0.071mm thick) Cu pad on a 1.5-inches × 1.5-inches (3.81cm × 3.81cm), 0.06-inch (1.52mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.

(2) Device mounted on FR4 material with 1-inch² (6.45cm²), 2oz. (0.071mm thick) Cu.






Max $R_{\theta JA} = 50^{\circ}C/W$ when mounted on 1 inch² (6.45cm²) of 2oz. (0.071mm thick) Cu.




Max $R_{\theta JA}$ = 125°C/W when mounted on a minimum pad area of 20z. (0.071mm thick) Cu.

4.3 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$













5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Documentation Support

5.2.1 Related Documentation

5.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

NexFET[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

5.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



6 Revision History

С	hanges from Revision E (August 2014) to Revision F (January 2025)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

С	Changes from Revision D (August 2014) to Revision E (August 2014)			
•	Increased pulsed current to 275A	1		
•	Updated the SOA in Figure 4-10	4		

Changes from Revision C (May 2013) to Revision D (August 2014) Page

•	Added 7-inch reel to Ordering Information table	1
	Added parameter for power dissipation with case temperature held to 25°C	
•	Updated pulsed current conditions	1
•	Updated Figure 4-1 to a normalized R _{θJC} curve	4

Changes from Revision B (November 2012) to Revision C (May 2013)		
•	Updated Mechanical stencil	9

С	hanges from Revision A (October 2012) to Revision B (November 2012)	Page
•	Changed the R _{DS(on)} vs V _{GS} and Gate Charge graphs	1
	Changed R _{0JA} Max value From: 51 To: 50°C/W	
•	Changed the Typical MOSFET Characteristics section	4

С	Changes from Revision * (June 2012) to Revision A (October 2012) Page 10 Page							
•	Changed the Transconductance TYP value From: 63S To: 71S	3						
	Changed the Turn On and Turn Off Delay Time, Rise and Fall Time Test Conditions From: IDS = 17A, F							
	2Ω To: I_{DS} = 17A, R_{G} = 0Ω	3						
•	Changed the Qrr Reverse Recovery Charge TYP value From: 18nC To: 39nC							



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD18504Q5A	ACTIVE	VSONP	DQJ	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18504	Samples
CSD18504Q5AT	ACTIVE	VSONP	DQJ	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18504	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jan-2025



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD18504Q5A	VSONP	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1
	CSD18504Q5AT	VSONP	DQJ	8	250	180.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION


10-Jan-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18504Q5A	VSONP	DQJ	8	2500	340.0	340.0	38.0
CSD18504Q5AT	VSONP	DQJ	8	250	190.0	190.0	30.0


DQJ0008A



PACKAGE OUTLINE

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Metalized features are supplier options and may not be on the package.
 These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.




DQJ0008A

EXAMPLE BOARD LAYOUT

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




DQJ0008A

EXAMPLE STENCIL DESIGN

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated