

CDx4AC373, CDx4ACT373 Octal Transparent Latch, 3-State

1 Features

- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- $\pm 24\text{mA}$ output drive current
 - Fanout to 15 FAST* ICs
 - qDrives 50ohm transmission lines


2 Description

The RCA-CDx4AC373 and the CDx4ACT373 octal transparent 3-state latches use the RCA Advanced CMOS technology.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
CDx4AC/ACT373	DW (SOIC, 20)	12.80mm × 10.3mm	12.80mm × 7.50mm
	N (PDIP, 20)	24.33mm × 9.4mm	24.33mm × 6.35mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.



Table of Contents

1 Features	1	6.1 Overview.....	11
2 Description	1	6.2 Functional Block Diagram.....	11
3 Pin Configuration and Functions	3	6.3 Functional Block Diagram.....	11
4 Specifications	4	7 Application and Implementation	12
4.1 Absolute Maximum Ratings.....	4	7.1 Power Supply Recommendations.....	12
4.2 ESD Ratings.....	4	7.2 Layout Guidelines.....	12
4.3 Recommended Operating Conditions.....	4	8 Device and Documentation Support	13
4.4 Thermal Information.....	5	8.1 Documentation Support (Analog).....	13
4.5 Electrical Characteristics: AC Series.....	5	8.2 Receiving Notification of Documentation Updates....	13
4.6 Electrical Characteristics: ACT Series.....	5	8.3 Support Resources.....	13
4.7 Prerequisite for Switching: AC Series.....	6	8.4 Trademarks.....	13
4.8 Switching Characteristics: AC Series.....	7	8.5 Electrostatic Discharge Caution.....	13
4.9 Prerequisite for Switching: ACT Series.....	7	8.6 Glossary.....	13
4.10 Switching Characteristics: ACT Series.....	8	9 Revision History	13
5 Parameter Measurement Information	9	10 Mechanical, Packaging, and Orderable Information	14
6 Detailed Description	11		

3 Pin Configuration and Functions




Figure 3-1. CDx4AC373, CDx4ACT373

PIN		I/O	DESCRIPTION
NAME	NO.		
\overline{OE}	1	Input	3-state output enable input
0Q	2	Output	Output for channel 0
0D	3	Input	Input for channel 0
1D	4	Input	Input for channel 1
1Q	5	Output	Output for channel 1
2Q	6	Output	Output for channel 2
2D	7	Input	Input for channel 2
3D	8	Input	Input for channel 3
3Q	9	Output	Output for channel 3
GND	10	—	Ground
\overline{LE}	11	Input	Latch enable input (active HIGH)
4Q	12	Output	Output for channel 4
4D	13	Input	Input for channel 4
5D	14	Input	Input for channel 5
5Q	15	Output	Output for channel 5
6Q	16	Output	Output for channel 6
6D	17	Input	Input for channel 6
7D	18	Input	Input for channel 7
7Q	19	Output	Output for channel 7
V _{CC}	20	—	Supply voltage

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply-voltage	-0.5	6	V
I _{IK}	Input diode current	(V _I < -0.5 V or V _I > V _{CC} + 0.5 V)	±20	mA
I _{OK}	Output diode current	(V _O < -0.5 V or V _O > V _{CC} + 0.5 V)	±50	mA
I _O	Output source or sink current per output pin	(V _O > -0.5 V or V _O < V _{CC} + 0.5 V)	±50	mA
	V _{CC} or ground current, I _{CC} or I _{GND}		±100	mA ⁽²⁾
T _{stg}	Storage temperature	-65	+150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) For up to 4 outputs per device; add ± 25 mA for each additional output.

4.2 ESD Ratings

		Value	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000 V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

CHARACTERISTIC		MIN	MAX	UNIT
V _{CC} ⁽²⁾	Supply-voltage			
	AC types	1.5	5.5	V
	ACT types	4.5	5.5	
V _I , V _O	Input or output voltage	0	V _{CC}	V
dt/dv	Input rise and fall slew rate			
	at 1.5 V to 3 V (AC types)	0	50	ns/V
	at 3.6 V to 5.5 V (AC types)	0	20	ns/V
	at 4.5 V to 5.5 V (ACT types)	0	10	ns/V
T _A	Operating-temperature range	-55	+125	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report: Implications of Slow or Floating CMOS Inputs.
- (2) Unless otherwise specified, all voltages are referenced to ground.

4.4 Thermal Information

THERMAL METRIC ⁽¹⁾		CDx4AC/ACT373		UNIT
		N (PDIP)	DW (SOIC)	
		20 PINS	20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	50	101.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report (SPRA953).

4.5 Electrical Characteristics: AC Series

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNIT
				+25		-40 to+85		-55 to +125		
				MIN	MAX	MIN	MAX	MIN	MAX	
V _{IH} High-Level Input Voltage			1.5	1.2	—	1.2	—	1.2	—	V
			3	2.1	—	2.1	—	2.1	—	
			5.5	3.85	—	3.85	—	3.85	—	
V _{IL} Low-Level Input Voltage			1.5	—	0.3	—	0.3	—	0.3	V
			3	—	0.9	—	0.9	—	0.9	
			5.5	—	1.65	—	1.65	—	1.65	
V _{OH} High-Level Output Voltage	V _{IH} or V _{IL}	-0.05	1.5	1.4	—	1.4	—	1.4	—	V
		-0.05	3	2.9	—	2.9	—	2.9	—	
		-0.05	4.5	4.4	—	4.4	—	4.4	—	
		-4	3	2.58	—	2.48	—	2.4	—	
		-24	4.5	3.94	—	3.8	—	3.7	—	
	(1), (2)	-75	5.5	—	—	3.85	—	—	—	
	(1), (2)	-50	5.5	—	—	—	—	3.85	—	
V _{IH} or V _{IL} Low-Level Output Voltage	V _{IH} or V _{IL}	0.05	1.5	—	0.1	—	0.1	—	0.1	V
		0.05	3	—	0.1	—	0.1	—	0.1	
		0.05	4.5	—	0.1	—	0.1	—	0.1	
		12	3	—	0.36	—	0.44	—	0.5	
		24	4.5	—	0.36	—	0.44	—	0.5	
	(1), (2)	75	5.5	—	—	—	1.65	—	—	
	(1), (2)	50	5.5	—	—	—	—	—	1.65	
I _I Input Leakage Current	V _{CC} or GND		5.5	—	±0.1	—	±1	—	±1	μA
I _{OZ} 3-State Leakage Current	V _{IH} or V _{IL} V _O = V _{CC} or GND		5.5	—	±0.5	—	±5	—	±10	μA
I _{CC} Quiescent Supply Current, MSI	V _{CC} or GND	0	5.5	—	8	—	80	—	160	μA

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85° C, 75 ohms at +125°C.

4.6 Electrical Characteristics: ACT Series

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNIT
				+25		-40 to+85		-55 to +125		
				MIN	MAX	MIN	MAX	MIN	MAX	
V _{IH} High-level input voltage			4.5 to 5.5	2	—	2	—	2	—	V
V _{IL} Low-level input voltage			4.5 to 5.5	—	0.8	—	0.8	—	0.8	V
V _{OH} High-level output voltage	V _{IH} or V _{IL}	-0.05	4.5	4.4	—	4.4	—	4.4	—	V
		-24	4.5	3.94	—	3.8	—	3.7	—	
	(1), (2)	-75	5.5	—	—	3.85	—	—	—	
	(1), (2)	-50	5.5	—	—	—	—	3.85	—	

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNIT
				+25		-40 to+85		-55 to +125		
				MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH} Low-level output voltage	V _{IH} or V _{IL}	0.05	4.5	—	0.1	—	0.1	—	0.1	V
		24	4.5	—	0.36	—	0.44	—	0.5	
	(1), (2)	75	5.5	—	—	—	1.65	—	—	
		50	5.5	—	—	—	—	—	1.65	
V _{OH} Input leakage current	V _{CC} or GND		5.5	—	±0.1	—	±1	—	±1	
I _{OZ} 3-state leakage current	V _{IH} or V _{IL} V _O = V _{CC} or GND		5.5	—	±0.5	—	±5	—	±10	μA
I _{CC} Quiescent supply current, msi	V _{CC} or GND	0	5.5	—	8	—	80	—	160	μA
Additional quiescent supply current per input pin	V _{CC} -2.1		4.5 to 5.5	—	2.4	—	28	—	3	mA
ΔI _{CC} TTL inputs high										
1 unit load										

- (1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
 (2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C. 75 ohms at +125°C.

Table 4-1. Act Input Loading Table

INPUT	UNIT LOAD ⁽¹⁾	
	ACT373	ACT533
OE	0.87	0.87
Dn	0.5	0.5
LE	0.8	0.8

- (1) Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g. 2.4 mA max. @ 25°C.

4.7 Prerequisite for Switching: AC Series

SYMBOL	CHARACTERISTICS	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNIT
			-40 to +85		-55 to +125		
			MIN	MAX	MIN	MAX	
t _W	LE Pulse Width	1.5	44	—	50	—	ns
		3.3 ⁽¹⁾	4.9	—	5.6	—	
		5 ⁽²⁾	3.5	—	4	—	
t _{SU}	Setup Time Data to LE	1.5	2	—	2	—	ns
		3.3	2	—	2	—	
		5	2	—	2	—	
t _H	Hold Time Data to LE	1.5	33	—	38	—	ns
		3.3	3.7	—	4.2	—	
		5	2.6	—	3	—	

- (1) 3.3 V: min. is @ 3 V
 (2) 5 V: min. is @ 4.5 V

4.8 Switching Characteristics: AC Series

$t_r, t_f = 3 \text{ ns}, C_L = 50 \text{ pF}$

SYMBOL	CHARACTERISTICS	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNIT
			-40 to +85		-55 to +125		
			MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delays: Data to Qn 373	1.5	—	96	—	106	ns
		3.3 ⁽¹⁾	3.1	10.8	3	11.9	
t _{PHL}		5 ⁽²⁾	2.2	7.7	2.1	8.5	
t _{PLH}	533	1.5	—	119	—	131	ns
		3.3	3.8	13.4	3.7	14.7	
		5	2.7	9.5	2.6	10.5	
t _{PHL}	LE on Qn 373	1.5	—	136	—	150	ns
		3.3	4.3	15.2	4.2	16.8	
		5	3.1	10.9	3	12	
t _{PLH}	533	1.5	—	136	—	150	ns
		3.3	4.3	15.3	4.2	16.8	
		5	3.1	10.9	3	12	
t _{PZH}	Output Enable Times	1.5	—	119	—	131	ns
		3.3	4.1	14.4	4	15.8	
		5	2.7	9.5	2.6	10.5	
t _{PLZ}	Output Disable Times	1.5	—	131	—	144	ns
		3.3	3.7	13.1	3.6	14.4	
		5	3	10.5	2.9	11.5	
t _{PHZ}							
C _{PD} ⁽³⁾	Power Dissipation Capacitance	—	63 Typ.		63 Typ.		pF
V _{OHV}	Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ. @ 25° C				V
V _{OLP}	Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	5	1 Typ. @ 25° C				V
C _I	Input Capacitance	—	—	10	—	10	pF
C _O	3-State Output Capacitance	—	—	15	—	15	pF

- (1) 3.3 V: min. is @ 3.6 V
(2) 5 V: min. is @ 5.5 V
(3) C_{PD} is used to determine the dynamic power consumption, per latch.

4.9 Prerequisite for Switching: ACT Series

SYMBOL	CHARACTERISTICS	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNIT
			-40 to +85		-55 to +125		
			MIN	MAX	MIN	MAX	
t _W	LE Pulse Width	5 ⁽¹⁾	3.6	—	4	—	ns
t _{SU}	Setup Time Data to LE	5	2	—	2	—	ns
t _H	Hold Time Data to LE	5	2.7	—	3	—	ns

- (1) 5 V: min. is @ 4.5 V

4.10 Switching Characteristics: ACT Series


$t_r, t_f = 3 \text{ ns}, C_L = 50 \text{ pF}$

SYMBOL	CHARACTERISTICS	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) -°C				UNIT
			-40 to +85		-55 to +125		
			MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation Delays: Data to Qn 373	5 ⁽¹⁾	2.7	9.5	2.6	10.4	ns
	533		3	10.4	2.9	11.4	
t _{PLH} t _{PHL}	LE to Qn 373 533	5	3.1	11.4	3	12.5	ns
t _{PZL} t _{PZH}	Output Enable Times	5	3.5	12.3	3.4	13.5	ns
t _{PLZ} t _{PHZ}	Output Disable Times	5	3.2	11.4	3.1	12.5	ns
C _{PD} ⁽²⁾	Power Dissipation Capacitance	—	63 Typ.		63 Typ.		pF
V _{OHV}	Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ. @ 25° C				V
V _{OLP}	Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	5	1 Typ. @25° C				V
C _I	Input Capacitance	—	—	10	—	10	pF
C _O	3-State Output Capacitance	—	—	15	—	15	pF

(1) 5 V: min. is @ 5.5 V

(2) C_{PD} is used to determine the dynamic power consumption, per latch.

5 Parameter Measurement Information



- A. V_{OHV} AND V_{OLP} ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- B. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR \leq 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, SKEW 1 ns.
- C. R.F. FIXTURE WITH 700-MHZ DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH $0.1 \mu\text{F}$ CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHZ BANDWIDTH.
- D. 92CS-42406

Figure 5-1. Simultaneous Switching Transient Waveforms.




Figure 5-2. Three-state Propagation Delay Waveforms and Test Circuit.




Figure 5-3. Data to Qn Output Propagation Delays and Output Transition Times.




Figure 5-4. Latch Enable Propagation Delays.




Figure 5-5. Latch Enable Prerequisite Times.

	CD54/74AC	CD54/74ACT
Input Level	V_{CC}	3 V
Input Switching Voltage, V_S	$0.5 V_{CC}$	1.5 V
Output Switching Voltage, V_S	$0.5 V_{CC}$	$0.5 V_{CC}$

6 Detailed Description


6.1 Overview

The RCA-CD54/74AC373 and the CD54/74ACT373 octal transparent 3-state latches use the RCA ADVANCED CMOS technology. The outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the 3-state outputs. When the Output Enable (\overline{OE}) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD74AC/ACT373 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT373, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

6.2 Functional Block Diagram



6.3 Functional Block Diagram

Table 6-1. Truth Table

Output Enable	Latch Enable	Data	AC/ACT373 Output
L	H	H	H
L	H	L	L
L	L	l	L
L	L	h	H
H	X	X	Z

7 Application and Implementation

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μf is recommended; if there are multiple VCC pins, then 0.01 μf or 0.022 μf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μf and a 1 μf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout Guidelines

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD54AC373	Click here	Click here	Click here	Click here	Click here
CD74AC373	Click here	Click here	Click here	Click here	Click here
CD54ACT373	Click here	Click here	Click here	Click here	Click here
CD74ACT373	Click here	Click here	Click here	Click here	Click here

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2002) to Revision A (May 2024)	Page
• Added <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Device Functional Modes, Application and Implementation</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Updated RθJA values: DW = 40 to 101.2, all values in °C/W	5

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated